DE2402720A1 - Isolierverfahren fuer elektrische schaltungs-leitungszuege - Google Patents
Isolierverfahren fuer elektrische schaltungs-leitungszuegeInfo
- Publication number
- DE2402720A1 DE2402720A1 DE2402720A DE2402720A DE2402720A1 DE 2402720 A1 DE2402720 A1 DE 2402720A1 DE 2402720 A DE2402720 A DE 2402720A DE 2402720 A DE2402720 A DE 2402720A DE 2402720 A1 DE2402720 A1 DE 2402720A1
- Authority
- DE
- Germany
- Prior art keywords
- film
- anodically
- insulating film
- run
- isolation method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
- G11B5/127—Structure or manufacture of heads, e.g. inductive
- G11B5/31—Structure or manufacture of heads, e.g. inductive using thin films
- G11B5/3163—Fabrication methods or processes specially adapted for a particular head structure, e.g. using base layers for electroplating, using functional layers for masking, using energy or particle beams for shaping the structure or modifying the properties of the basic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4685—Manufacturing of cross-over conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Weting (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Other Surface Treatments For Metallic Materials (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP48008605A JPS49100970A (enrdf_load_html_response) | 1973-01-22 | 1973-01-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2402720A1 true DE2402720A1 (de) | 1974-08-22 |
Family
ID=11697580
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2402720A Pending DE2402720A1 (de) | 1973-01-22 | 1974-01-21 | Isolierverfahren fuer elektrische schaltungs-leitungszuege |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS49100970A (enrdf_load_html_response) |
| DE (1) | DE2402720A1 (enrdf_load_html_response) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3407784A1 (de) * | 1984-03-02 | 1985-09-12 | Brown, Boveri & Cie Ag, 6800 Mannheim | Duennschichthybridschaltung |
| DE10343279A1 (de) * | 2003-09-18 | 2005-04-21 | Eupec Gmbh & Co Kg | Elektrisches Leitungssystem |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS51126079A (en) * | 1975-04-25 | 1976-11-02 | Hitachi Ltd | Growth method of many layer wiring |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS529857B2 (enrdf_load_html_response) * | 1972-07-28 | 1977-03-18 |
-
1973
- 1973-01-22 JP JP48008605A patent/JPS49100970A/ja active Pending
-
1974
- 1974-01-21 DE DE2402720A patent/DE2402720A1/de active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3407784A1 (de) * | 1984-03-02 | 1985-09-12 | Brown, Boveri & Cie Ag, 6800 Mannheim | Duennschichthybridschaltung |
| DE10343279A1 (de) * | 2003-09-18 | 2005-04-21 | Eupec Gmbh & Co Kg | Elektrisches Leitungssystem |
| DE10343279B4 (de) * | 2003-09-18 | 2007-02-15 | Thomas Passe | Elektrisches Leitungssystem |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS49100970A (enrdf_load_html_response) | 1974-09-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2448535C2 (de) | Verfahren zum Niederschlagen dünner leitfähiger Filme auf einem anorganischen Substrat | |
| DE2709986C2 (de) | Verfahren zum Herstellen einer koplanaren Schichtstruktur | |
| DE1930669C2 (de) | Verfahren zur Herstellung einer integrierten Halbleiterschaltung | |
| DE3340563C2 (de) | Schichtkondensator und Verfahren zur Herstellung desselben | |
| DE2052424C3 (de) | Verfahren zum Herstellen elektrischer Leitungsverbindungen | |
| DE3851392T2 (de) | Halbleiteranordnung mit einer Leiterschicht. | |
| DE2036139A1 (de) | Dunnfümmetallisierungsverfahren fur Mikroschaltungen | |
| DE2655937A1 (de) | Verfahren zum planaren isolieren von leitungsmustern, durch chemischen niederschlag aus der dampfphase | |
| DE2439300C2 (de) | "Verfahren zum Abätzen eines vorbestimmten Teils einer Siliziumoxidschicht" | |
| DE2709933C2 (de) | Verfahren zur Herstellung von leitenden Verbindungen zwischen übereinander angeordneten Metallisierungsschichten | |
| DE2401333A1 (de) | Verfahren zur herstellung von isolierfilmen auf verbindungsschichten | |
| DE2313106C2 (de) | Verfahren zum Herstellen eines mindestens einlagigen elektrischen Verbindungssystems | |
| DE2723944A1 (de) | Anordnung aus einer strukturierten schicht und einem muster festgelegter dicke und verfahren zu ihrer herstellung | |
| EP0002669A1 (de) | Verfahren zum Entfernen von Material von einem Substrat durch selektive Trockemätzung und Anwendung dieses Verfahrens bei der Herstellung von Leitungsmustern | |
| EP0001038B1 (de) | Herstellung einer Siliciummaske und ihre Verwendung | |
| DE2432719B2 (de) | Verfahren zum erzeugen von feinen strukturen aus aufdampfbaren materialien auf einer unterlage und anwendung des verfahrens | |
| DE2358495A1 (de) | Verfahren zur herstellung von substraten mit verbundenen leiterschichten | |
| DE1917995B2 (de) | Verfahren zur bildung eines isolierfilmes und danach hergestelltes halbleiterelement | |
| DE3689971T2 (de) | Herstellung einer halbleiteranordnung. | |
| DE1910736B2 (de) | Verfahren zum herstellen von gegeneinander elektrisch isolierten, aus aluminium bestehenden leiterbahnen und anwendung des verfahrens | |
| DE19717363C2 (de) | Herstellverfahren für eine Platinmetall-Struktur mittels eines Lift-off-Prozesses und Verwendung des Herstellverfahrens | |
| DE2402720A1 (de) | Isolierverfahren fuer elektrische schaltungs-leitungszuege | |
| DE1639061B1 (de) | Verteilte rc schaltung in duennschichtausfuehrung | |
| DE3034980A1 (de) | Verfahren zur herstellung von verbundkoerpern | |
| DE2804602A1 (de) | Verfahren zur bildung einer elektrisch isolierenden schicht auf einem substrat mit einem metallmuster fuer eine integrierte schaltung |