DE2327352C3 - Selbsttestende Prüfschaltung - Google Patents
Selbsttestende PrüfschaltungInfo
- Publication number
- DE2327352C3 DE2327352C3 DE2327352A DE2327352A DE2327352C3 DE 2327352 C3 DE2327352 C3 DE 2327352C3 DE 2327352 A DE2327352 A DE 2327352A DE 2327352 A DE2327352 A DE 2327352A DE 2327352 C3 DE2327352 C3 DE 2327352C3
- Authority
- DE
- Germany
- Prior art keywords
- value
- input
- circuit
- lines
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 title claims description 16
- 238000010586 diagram Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 2
- 238000004883 computer application Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 235000013312 flour Nutrition 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000003909 pattern recognition Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/085—Error detection or correction by redundancy in data representation, e.g. by using checking codes using codes with inherent redundancy, e.g. n-out-of-m codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/007—Fail-safe circuits
- H03K19/0075—Fail-safe circuits by using two redundant chains
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Tests Of Electronic Circuits (AREA)
- Error Detection And Correction (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26469372A | 1972-06-20 | 1972-06-20 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| DE2327352A1 DE2327352A1 (de) | 1974-01-10 |
| DE2327352B2 DE2327352B2 (de) | 1975-04-10 |
| DE2327352C3 true DE2327352C3 (de) | 1975-12-11 |
Family
ID=23007201
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2327352A Expired DE2327352C3 (de) | 1972-06-20 | 1973-05-29 | Selbsttestende Prüfschaltung |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US3784977A (es) |
| JP (2) | JPS5224366B2 (es) |
| BR (1) | BR7304557D0 (es) |
| CA (1) | CA992210A (es) |
| DD (1) | DD107155A5 (es) |
| DE (1) | DE2327352C3 (es) |
| FR (1) | FR2190294A5 (es) |
| GB (1) | GB1420787A (es) |
| IT (1) | IT987429B (es) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3901861A (en) * | 1973-11-07 | 1975-08-26 | Uniroyal Inc | Molecular weight jumping of elastomeric polymers |
| US3886520A (en) * | 1974-04-03 | 1975-05-27 | Sperry Rand Corp | Checking circuit for a 1-out-of-n decoder |
| JPS60107582U (ja) * | 1983-12-23 | 1985-07-22 | 松下電工株式会社 | 組立枠 |
| US5179561A (en) * | 1988-08-16 | 1993-01-12 | Ntt Data Communications Systems Corporation | Totally self-checking checker |
| US6496790B1 (en) * | 2000-09-29 | 2002-12-17 | Intel Corporation | Management of sensors in computer systems |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3559167A (en) * | 1968-07-25 | 1971-01-26 | Ibm | Self-checking error checker for two-rail coded data |
-
1972
- 1972-06-20 US US00264693A patent/US3784977A/en not_active Expired - Lifetime
-
1973
- 1973-05-04 CA CA170,775A patent/CA992210A/en not_active Expired
- 1973-05-07 GB GB2162773A patent/GB1420787A/en not_active Expired
- 1973-05-15 IT IT24077/73A patent/IT987429B/it active
- 1973-05-18 JP JP48054852A patent/JPS5224366B2/ja not_active Expired
- 1973-05-25 FR FR7321358*A patent/FR2190294A5/fr not_active Expired
- 1973-05-29 DE DE2327352A patent/DE2327352C3/de not_active Expired
- 1973-06-18 DD DD171624A patent/DD107155A5/xx unknown
- 1973-06-19 BR BR4557/73A patent/BR7304557D0/pt unknown
-
1975
- 1975-06-24 JP JP7713275A patent/JPS571019B2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DD107155A5 (es) | 1974-07-12 |
| JPS5224366B2 (es) | 1977-06-30 |
| DE2327352B2 (de) | 1975-04-10 |
| JPS4944643A (es) | 1974-04-26 |
| JPS571019B2 (es) | 1982-01-08 |
| US3784977A (en) | 1974-01-08 |
| CA992210A (en) | 1976-06-29 |
| GB1420787A (en) | 1976-01-14 |
| BR7304557D0 (pt) | 1974-08-22 |
| DE2327352A1 (de) | 1974-01-10 |
| FR2190294A5 (es) | 1974-01-25 |
| IT987429B (it) | 1975-02-20 |
| JPS5118444A (es) | 1976-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE68922880T2 (de) | Selbstprüfende Majoritätsvotumlogik für fehlertolerante Rechnungsanwendungen. | |
| DE2854549C2 (es) | ||
| DE2515297A1 (de) | Pruefsystem fuer logische netzwerke mit simulatororientiertem fehlerpruefgenerator | |
| DE2225841C3 (de) | Verfahren und Anordnung zur systematischen Fehlerprüfung eines monolithischen Halbleiterspeichers | |
| DE2550342A1 (de) | Matrixanordnung von logischen schaltungen | |
| DE102018132503B4 (de) | Detektion von Codewörtern | |
| DE3702408A1 (de) | Verfahren und pruefvorrichtung zum pruefen einer integrierten schaltungsanordnung | |
| DE102019107139A1 (de) | Transformation von aus einem speicher gelesenen binären signalen | |
| DE2536625C2 (de) | Paritätsprüfschaltung für ein binär zählendes Register | |
| EP0766092A1 (de) | Testbare Schaltungsanordnung mit mehreren identischen Schaltungsblöcken | |
| DE2327352C3 (de) | Selbsttestende Prüfschaltung | |
| DE102018124296A1 (de) | Kompensation von lesefehlern | |
| DE2441351A1 (de) | Schaltungsanordnung zur selbstpruefenden paritaetspruefung fuer zwei oder mehr voneinander unabhaengige datenkanaele | |
| EP0031025B1 (de) | Fehlererkennungs- und -korrektureinrichtung für eine logische Anordnung | |
| DE1191144B (de) | Einrichtung zum Nachweis von Fehlern und zum Feststellen des Fehlerortes | |
| DE69128116T2 (de) | Flash-A/D-Wandler mit Prüfschaltung | |
| DE3750756T2 (de) | Ausführung von Fehlererkennung unter Verwendung eines ungebrauchten Modulo-m-Kodes. | |
| DE1937259C3 (de) | Selbstprüf ende Fehlererkennungsschaltung | |
| DE3019473A1 (de) | Signalpruefgeraet | |
| DE3618087A1 (de) | Fehlertoleranter empfaenger | |
| DE3715163A1 (de) | Elektrische pruefschaltung | |
| EP0037965B1 (de) | Einrichtung zum Prüfen einer digitalen Schaltung mittels in diese Schaltung eingebauter Prüfschaltungen | |
| DE102021108930B3 (de) | Signalprüfung | |
| DE10136622C1 (de) | Vorrichtung und Verfahren zur Auswertung von mehreren Ergebnissen aus redundanten Berechnungen | |
| DE2025916C3 (de) | Dekodiernetzwerk mit Fehlersicherung und Fehleranzeige |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C3 | Grant after two publication steps (3rd publication) | ||
| E77 | Valid patent as to the heymanns-index 1977 | ||
| 8339 | Ceased/non-payment of the annual fee |