DE2142721A1 - Integrierte bistabile Speicherzelle - Google Patents
Integrierte bistabile SpeicherzelleInfo
- Publication number
- DE2142721A1 DE2142721A1 DE19712142721 DE2142721A DE2142721A1 DE 2142721 A1 DE2142721 A1 DE 2142721A1 DE 19712142721 DE19712142721 DE 19712142721 DE 2142721 A DE2142721 A DE 2142721A DE 2142721 A1 DE2142721 A1 DE 2142721A1
- Authority
- DE
- Germany
- Prior art keywords
- memory cell
- charge transfer
- transistor
- charge
- transistors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/402—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh
- G11C11/4023—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration individual to each memory cell, i.e. internal refresh using field effect transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
- H03K3/356052—Bistable circuits using additional transistors in the input circuit using pass gates
- H03K3/35606—Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
- H10D84/83125—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET] the IGFETs characterised by having shared source or drain regions
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US6774770A | 1970-08-28 | 1970-08-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2142721A1 true DE2142721A1 (de) | 1972-03-02 |
Family
ID=22078128
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19712142721 Pending DE2142721A1 (de) | 1970-08-28 | 1971-08-26 | Integrierte bistabile Speicherzelle |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US3662356A (enExample) |
| DE (1) | DE2142721A1 (enExample) |
| FR (1) | FR2103592A1 (enExample) |
| NL (1) | NL7111877A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2430947A1 (de) * | 1974-06-27 | 1976-01-15 | Siemens Ag | Halbleiter-speicher- beziehungsweise logikeinheit |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL7117525A (enExample) * | 1971-02-11 | 1972-08-15 | ||
| US3795898A (en) * | 1972-11-03 | 1974-03-05 | Advanced Memory Syst | Random access read/write semiconductor memory |
| US3983414A (en) * | 1975-02-10 | 1976-09-28 | Fairchild Camera And Instrument Corporation | Charge cancelling structure and method for integrated circuits |
| US4003034A (en) * | 1975-05-23 | 1977-01-11 | Fairchild Camera And Instrument Corporation | Sense amplifier circuit for a random access memory |
| US4091460A (en) * | 1976-10-05 | 1978-05-23 | The United States Of America As Represented By The Secretary Of The Air Force | Quasi static, virtually nonvolatile random access memory cell |
| JPS5819143B2 (ja) * | 1977-09-30 | 1983-04-16 | 株式会社東芝 | 半導体メモリ装置 |
| US4449224A (en) * | 1980-12-29 | 1984-05-15 | Eliyahou Harari | Dynamic merged load logic (MLL) and merged load memory (MLM) |
| US4825409A (en) * | 1985-05-13 | 1989-04-25 | Wang Laboratories, Inc. | NMOS data storage cell for clocked shift register applications |
| DE69914142T2 (de) * | 1998-03-18 | 2004-10-28 | Koninklijke Philips Electronics N.V. | Halbleiteranordnung mit einer speicherzelle |
| US6038163A (en) | 1998-11-09 | 2000-03-14 | Lucent Technologies Inc. | Capacitor loaded memory cell |
| US20080273366A1 (en) * | 2007-05-03 | 2008-11-06 | International Business Machines Corporation | Design structure for improved sram device performance through double gate topology |
| US7408800B1 (en) * | 2007-05-03 | 2008-08-05 | International Business Machines Corporation | Apparatus and method for improved SRAM device performance through double gate topology |
| US9218511B2 (en) * | 2011-06-07 | 2015-12-22 | Verisiti, Inc. | Semiconductor device having features to prevent reverse engineering |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3588846A (en) * | 1968-12-05 | 1971-06-28 | Ibm | Storage cell with variable power level |
-
1970
- 1970-08-28 US US67747A patent/US3662356A/en not_active Expired - Lifetime
-
1971
- 1971-08-26 DE DE19712142721 patent/DE2142721A1/de active Pending
- 1971-08-27 NL NL7111877A patent/NL7111877A/xx unknown
- 1971-08-27 FR FR7131230A patent/FR2103592A1/fr not_active Withdrawn
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2430947A1 (de) * | 1974-06-27 | 1976-01-15 | Siemens Ag | Halbleiter-speicher- beziehungsweise logikeinheit |
Also Published As
| Publication number | Publication date |
|---|---|
| FR2103592A1 (enExample) | 1972-04-14 |
| NL7111877A (enExample) | 1972-03-01 |
| US3662356A (en) | 1972-05-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE68905269T2 (de) | MOS-Transistor und Anwendung bei einer Freilaufdiode. | |
| DE2235801C3 (de) | Monolithischer Festwertspeicher und Verfahren zur Herstellung | |
| DE2021824C3 (de) | Monolithische Halbleiterschaltung | |
| DE1817510B2 (de) | Monolithischer halbleiterspeicher mit speicherzellen aus transistoren | |
| DE2142721A1 (de) | Integrierte bistabile Speicherzelle | |
| DE2606744C2 (de) | Anordnung mit einem Paar komplementärer Feldeffekttransistoren | |
| DE2363089C3 (de) | Speicherzelle mit Feldeffekttransistoren | |
| DE2460150A1 (de) | Speicheranordnung | |
| DE1959744A1 (de) | Monolithische Halbleiteranordnung | |
| DE2133881A1 (de) | Integrierte Schaltung | |
| DE2738678C3 (de) | Monolithisch integrierte Speicherzelle | |
| DE2153284A1 (de) | Speichermatrix | |
| DE2309616C2 (de) | Halbleiterspeicherschaltung | |
| EP0004871B1 (de) | Monolithisch integrierte Halbleiteranordnung mit mindestens einer I2L-Struktur, Speicherzelle unter Verwendung einer derartigen Halbleiteranordnung sowie integrierte Speichermatrix unter Verwendung einer derartigen Speicherzelle | |
| DE2612666C2 (de) | Integrierte, invertierende logische Schaltung | |
| DE2734509A1 (de) | Integrierte halbleiterschaltung | |
| DE2612754A1 (de) | Halbleiter-festwertspeicher | |
| DE2700587A1 (de) | Monolithisch integrierte i hoch 2 l-speicherzelle | |
| DE2426447A1 (de) | Komplementaere transistorschaltung zur durchfuehrung boole'scher verknuepfungen | |
| DE2152109B2 (de) | Speichermatrix mit einem Feldeffekt-Halbleiterbauelement je Speicherplatz | |
| DE2751481C2 (de) | Lastimpedanz für eine statische Halbleiterspeicherzelle | |
| DE2439986C3 (de) | Halbleiterfestwertspeicher | |
| DE2841755A1 (de) | Integrierte logische schaltung | |
| DE2128536A1 (de) | Halbleiterbauelement mit zwei MOS-Transistoren vom nicht-symmetrischen Typ | |
| DE2430947C2 (de) | Halbleiterspeichereinheit |