DE102009032581B4 - Management der Zeitsteuerung eines Protokollstapels - Google Patents

Management der Zeitsteuerung eines Protokollstapels Download PDF

Info

Publication number
DE102009032581B4
DE102009032581B4 DE102009032581A DE102009032581A DE102009032581B4 DE 102009032581 B4 DE102009032581 B4 DE 102009032581B4 DE 102009032581 A DE102009032581 A DE 102009032581A DE 102009032581 A DE102009032581 A DE 102009032581A DE 102009032581 B4 DE102009032581 B4 DE 102009032581B4
Authority
DE
Germany
Prior art keywords
protocol stack
stack
tunneling
protocol
timing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE102009032581A
Other languages
German (de)
English (en)
Other versions
DE102009032581A1 (de
Inventor
David J. Harriman
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE102009032581A1 publication Critical patent/DE102009032581A1/de
Application granted granted Critical
Publication of DE102009032581B4 publication Critical patent/DE102009032581B4/de
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/08Protocols for interworking; Protocol conversion
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/46Interconnection of networks
    • H04L12/4633Interconnection of networks using encapsulation techniques, e.g. tunneling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/28Timers or timing mechanisms used in protocols
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/30Definitions, standards or architectural aspects of layered protocol stacks
    • H04L69/32Architecture of open systems interconnection [OSI] 7-layer type protocol stacks, e.g. the interfaces between the data link level and the physical level
    • H04L69/322Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions
    • H04L69/323Intralayer communication protocols among peer entities or protocol data unit [PDU] definitions in the physical layer [OSI layer 1]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DE102009032581A 2008-07-15 2009-07-10 Management der Zeitsteuerung eines Protokollstapels Expired - Fee Related DE102009032581B4 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/218,410 US8218580B2 (en) 2008-07-15 2008-07-15 Managing timing of a protocol stack
US12/218,410 2008-07-15

Publications (2)

Publication Number Publication Date
DE102009032581A1 DE102009032581A1 (de) 2010-02-04
DE102009032581B4 true DE102009032581B4 (de) 2012-05-31

Family

ID=41057862

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102009032581A Expired - Fee Related DE102009032581B4 (de) 2008-07-15 2009-07-10 Management der Zeitsteuerung eines Protokollstapels

Country Status (6)

Country Link
US (1) US8218580B2 (https=)
JP (2) JP4909384B2 (https=)
CN (1) CN101630301B (https=)
DE (1) DE102009032581B4 (https=)
GB (1) GB2461802B (https=)
TW (1) TWI424317B (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9946683B2 (en) 2014-12-24 2018-04-17 Intel Corporation Reducing precision timing measurement uncertainty

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2644227B1 (en) 2008-07-30 2016-12-28 Ecole Polytechnique Fédérale de Lausanne Apparatus for optimized stimulation of a neurological target
CA2743575C (en) 2008-11-12 2017-01-31 Ecole Polytechnique Federale De Lausanne Microfabricated neurostimulation device
DE102009031181B4 (de) * 2009-06-29 2019-05-16 Atmel Corp. Schaltung eines Knotens, Verfahren zur Laufzeitmessung in einem Funknetz und Funknetz
CA2782710C (en) 2009-12-01 2019-01-22 Ecole Polytechnique Federale De Lausanne Microfabricated neurostimulation device and methods of making and using the same
EP2552536B1 (en) 2010-04-01 2016-06-08 Ecole Polytechnique Fédérale de Lausanne (EPFL) Device for interacting with neurological tissue
US8706944B2 (en) * 2010-12-22 2014-04-22 Intel Corporation Dual bus standard switching bus controller
US8856420B2 (en) * 2011-12-27 2014-10-07 Intel Corporation Multi-protocol I/O interconnect flow control
US8782321B2 (en) * 2012-02-08 2014-07-15 Intel Corporation PCI express tunneling over a multi-protocol I/O interconnect
US8880923B2 (en) 2012-03-29 2014-11-04 Intel Corporation Link power management in an I/O interconnect
US8549205B1 (en) 2012-05-22 2013-10-01 Intel Corporation Providing a consolidated sideband communication channel between devices
CN104380274B (zh) * 2012-05-22 2017-10-24 英特尔公司 用于优化的链路训练及管理的装置和方法
US8437343B1 (en) 2012-05-22 2013-05-07 Intel Corporation Optimized link training and management mechanism
US8446903B1 (en) * 2012-05-22 2013-05-21 Intel Corporation Providing a load/store communication protocol with a low power physical unit
US9128811B2 (en) 2012-06-26 2015-09-08 Intel Corporation Assigning addresses to devices on an interconnect
US8924611B2 (en) 2012-06-26 2014-12-30 Intel Corporation Providing a serial protocol for a bidirectional serial interconnect
US8972640B2 (en) * 2012-06-27 2015-03-03 Intel Corporation Controlling a physical link of a first protocol using an extended capability structure of a second protocol
MY169964A (en) 2012-06-29 2019-06-19 Intel Corp An architected protocol for changing link operating mode
US9292039B2 (en) * 2012-09-18 2016-03-22 Amazon Technologies, Inc. Adaptive service timeouts
US9261934B2 (en) 2013-03-15 2016-02-16 Intel Corporation Dynamic response improvement of hybrid power boost technology
US9612643B2 (en) 2014-03-29 2017-04-04 Intel Corporation Controlling the CPU slew rates based on the battery state of charge
US11311718B2 (en) 2014-05-16 2022-04-26 Aleva Neurotherapeutics Sa Device for interacting with neurological tissue and methods of making and using the same
WO2015173787A1 (en) 2014-05-16 2015-11-19 Aleva Neurotherapeutics Sa Device for interacting with neurological tissue and methods of making and using the same
US9474894B2 (en) 2014-08-27 2016-10-25 Aleva Neurotherapeutics Deep brain stimulation lead
US9403011B2 (en) 2014-08-27 2016-08-02 Aleva Neurotherapeutics Leadless neurostimulator
CN105450719B (zh) * 2014-09-30 2019-05-24 中国移动通信集团公司 一种系统间文件传输方法及装置
EP3222021A1 (en) * 2014-11-19 2017-09-27 Lantiq Beteiligungs-GmbH & Co. KG Physical medium dependent layer bonding
US9710406B2 (en) 2014-12-15 2017-07-18 Intel Corporation Data transmission using PCIe protocol via USB port
JP6166246B2 (ja) * 2014-12-16 2017-07-19 日本電信電話株式会社 データ処理方法、データ処理システム及びデータ処理プログラム
US9779053B2 (en) * 2014-12-23 2017-10-03 Intel Corporation Physical interface for a serial interconnect
WO2017134587A1 (en) 2016-02-02 2017-08-10 Aleva Neurotherapeutics, Sa Treatment of autoimmune diseases with deep brain stimulation
US10331592B2 (en) * 2016-05-28 2019-06-25 Silicon Laboratories Inc. Communication apparatus with direct control and associated methods
US10334334B2 (en) * 2016-07-22 2019-06-25 Intel Corporation Storage sled and techniques for a data center
US10702692B2 (en) 2018-03-02 2020-07-07 Aleva Neurotherapeutics Neurostimulation device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050060470A1 (en) * 2003-08-29 2005-03-17 Main Kevin K. LPC transaction bridging across a PCI_Express docking connection
US20060101178A1 (en) * 2004-11-08 2006-05-11 Zhong Tina C Arbitration in a multi-protocol environment

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2268373A (en) * 1992-06-20 1994-01-05 Ibm Error recovery in an information communication system
US5440545A (en) * 1993-08-02 1995-08-08 Motorola, Inc. Packet delivery system
US5758070A (en) * 1995-10-06 1998-05-26 Canon Kabushiki Kaisha System for dynamically determining a network media type of a LAN using frame type identifying value from a configuration table
US6064660A (en) * 1996-12-12 2000-05-16 Optimay Corporation GSM transceiver with portable protocol stack
IT1293882B1 (it) 1997-04-14 1999-03-11 Sip Dispositivo e procedimento per la trasmissione di segnali digitali, particolarmente su sistemi di tipo dect.
US6009488A (en) * 1997-11-07 1999-12-28 Microlinc, Llc Computer having packet-based interconnect channel
US6519254B1 (en) * 1999-02-26 2003-02-11 Lucent Technologies Inc. RSVP-based tunnel protocol providing integrated services
TW514788B (en) * 1999-04-23 2002-12-21 Via Tech Inc Method of delayed transaction in bus system and device using the method
WO2001013564A1 (en) 1999-08-19 2001-02-22 Koninklijke Philips Electronics N.V. Automatic repeat request protocol
JP3297668B2 (ja) * 2000-04-26 2002-07-02 松下電器産業株式会社 符号/復号化装置及び符号/復号化方法
EP1170919A1 (en) * 2000-07-04 2002-01-09 TELEFONAKTIEBOLAGET LM ERICSSON (publ) Method and device for improving the transmission efficiency in a communication system with a layered protocol stack
JP2002135264A (ja) * 2000-10-23 2002-05-10 Mitsubishi Electric Corp 通信システム
US20020073257A1 (en) * 2000-12-07 2002-06-13 Ibm Corporation Transferring foreign protocols across a system area network
DE60226627D1 (de) 2001-08-24 2008-06-26 Intel Corp Ehörige verfahren um datenintegrität zu verwalten
DE10163342A1 (de) * 2001-12-21 2003-07-10 Elektro Beckhoff Gmbh Unterneh Datenübertragungsverfahren, serielles Bussystem und Anschalteinheit für einen passiven Busteilnehmer
JP3899968B2 (ja) * 2002-03-18 2007-03-28 松下電器産業株式会社 通信端末および通信システム
US7680943B2 (en) * 2003-10-20 2010-03-16 Transwitch Corporation Methods and apparatus for implementing multiple types of network tunneling in a uniform manner
US7903622B2 (en) 2004-05-28 2011-03-08 Nokia Corporation Network system
US7174180B2 (en) * 2004-07-21 2007-02-06 Lucent Technologies Inc. Methods and apparatus for transmission scheduling in wireless networks
GB0420164D0 (en) * 2004-09-10 2004-10-13 Nokia Corp A scheduler
US20060236017A1 (en) * 2005-04-18 2006-10-19 Mo Rooholamini Synchronizing primary and secondary fabric managers in a switch fabric
WO2006120590A1 (en) 2005-05-09 2006-11-16 Koninklijke Philips Electronics N.V. A tunnel device to be used in networks for etablishing a connection therebetween
JP2007282187A (ja) * 2006-03-16 2007-10-25 Ricoh Co Ltd 情報処理装置、情報処理システムおよびデータ通信方法
WO2008018017A2 (en) * 2006-08-08 2008-02-14 Koninklijke Philips Electronics N.V. Electronic device and method of controlling a communication
US8023976B2 (en) * 2007-05-03 2011-09-20 Samsung Electronics Co., Ltd. Method and system for accurate clock synchronization for communication networks
US8078787B2 (en) * 2007-06-22 2011-12-13 Apple Inc. Communication between a host device and an accessory via an intermediate device
US8199688B2 (en) * 2008-03-22 2012-06-12 Qualcomm Incorporated Signaling and management of broadcast-multicast waveform embedded in a unicast waveform

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050060470A1 (en) * 2003-08-29 2005-03-17 Main Kevin K. LPC transaction bridging across a PCI_Express docking connection
US20060101178A1 (en) * 2004-11-08 2006-05-11 Zhong Tina C Arbitration in a multi-protocol environment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9946683B2 (en) 2014-12-24 2018-04-17 Intel Corporation Reducing precision timing measurement uncertainty

Also Published As

Publication number Publication date
TWI424317B (zh) 2014-01-21
GB2461802A (en) 2010-01-20
JP5422005B2 (ja) 2014-02-19
DE102009032581A1 (de) 2010-02-04
JP2010088106A (ja) 2010-04-15
CN101630301A (zh) 2010-01-20
JP4909384B2 (ja) 2012-04-04
US20100014541A1 (en) 2010-01-21
TW201009585A (en) 2010-03-01
JP2012105344A (ja) 2012-05-31
GB2461802B (en) 2012-04-11
GB0912137D0 (en) 2009-08-26
CN101630301B (zh) 2013-03-13
US8218580B2 (en) 2012-07-10

Similar Documents

Publication Publication Date Title
DE102009032581B4 (de) Management der Zeitsteuerung eines Protokollstapels
DE102007044891B4 (de) Steuerungsverbindung für einen Manageability-Engine-Hintergrund
DE112013005090B4 (de) Steuernachrichtenübermittlung in einem mehrfach-Slot-Verbindungsschicht-Flit
DE102009022152B4 (de) Verwenden von Kritikaliätsinformationen zum Routen von Cache-Kohärenz-Kommmunikationen
DE102009030544B4 (de) Verfahren für ein koordiniertes Link-Power-Management auf einer Computerplattform, Computer und Rechensystem
DE69932400T2 (de) Steuerungsvorrichtung für einen Portverwalter zur Verbindung von verschiedenen Funktionsmodulen
DE112008001655B4 (de) Verfahren, System und Vorrichtung für einen Kernaktivitätsdetektor zum Erleichtern von Dynamischer Stromverwaltung in einem verteilten System
DE60213616T2 (de) Eine allgemeine eingabe-/ausgabearchitektur, protokoll und entsprechende verfahren zur umsetzung der flusssteuerung
DE60219047T2 (de) Eine allgemeine eingabe-/ausgabearchitektur und entsprechende verfahren zum aufbau virtueller kanäle darin
DE102009016742B4 (de) Mehrprozessor-Computersystem
DE60212626T2 (de) Endknotenunterteilung mittels lokaler identifikatoren
DE602004012563T2 (de) Mehrfädiges DMA
DE102021118048A1 (de) Systemleistungsverwaltung in e/a-hybridsystemen mit mehreren ports
DE112004002043B4 (de) Verfahren, System und Programm zum Aufbau eines Pakets
DE112010004006T5 (de) Zuverlässige kommunikationen in chipintegrierten netzwerken
DE112013000601T5 (de) Techniken für die Befehlsbestätigung für den Zugriff auf ein Speichergerät durch einen entfernten Client
DE102008055892A1 (de) Abspeichern von Abschnitten eines Datenübertragungsdeskriptors in einem gecachten und einem nicht gecachten Adressbereich
DE102005009021A1 (de) Vereinheitliche USB OTG-Steuerungseinheit
DE112021003094T5 (de) System und verfahren zum planen von gemeinsam nutzbaren pcie-endpunktvorrichtungen
DE102018005759A1 (de) Verbinden von beschleunigerressourcen unter verwendung einesswitches
DE112005000219T5 (de) Verfahren und Vorrichtung zum Verwalten von Speicherzugriffsanforderungen
DE112017004907T5 (de) System, Vorrichtung und Verfahren zur Durchführung einer verteilten Arbitration
DE112010005609T5 (de) Speichern von Daten in einem einer Mehrzahl von Puffern in einer Speichersteuerung
DE202014009422U1 (de) NOC-Elektronikelement
EP1941377A2 (de) Teilnehmerschnittstelle zwischen einem mikrocontroller und einem flexray-kommunikationsbaustein, flexray-teilnehmer und verfahren zur übertragung von botschaften über eine solche schnittstelle

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
R016 Response to examination communication
R016 Response to examination communication
R018 Grant decision by examination section/examining division
R020 Patent grant now final

Effective date: 20120901

R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee