CO4880825A1 - Generacion de patrones y operaciones de plano de desplaza- miento para una computadora conectada en poligono - Google Patents

Generacion de patrones y operaciones de plano de desplaza- miento para una computadora conectada en poligono

Info

Publication number
CO4880825A1
CO4880825A1 CO99021052A CO99021052A CO4880825A1 CO 4880825 A1 CO4880825 A1 CO 4880825A1 CO 99021052 A CO99021052 A CO 99021052A CO 99021052 A CO99021052 A CO 99021052A CO 4880825 A1 CO4880825 A1 CO 4880825A1
Authority
CO
Colombia
Prior art keywords
array
neighbor
columns
rows
information
Prior art date
Application number
CO99021052A
Other languages
English (en)
Inventor
Andrew P Abercrombie
L Meeker Woodrow
Original Assignee
Lockheed Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lockheed Corp filed Critical Lockheed Corp
Publication of CO4880825A1 publication Critical patent/CO4880825A1/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Processing (AREA)
  • Multi Processors (AREA)

Abstract

Un procesador paralelo que comprende: una pluralidad de elementos de procesamiento (PE) dispuestos en un arreglo para formar un arreglo PE que tiene una pluralidad de filas y columnas, de modo que cada PE tenga un vecino norte, un vecino sur, un vecino oeste y un vecino este, donde además dicho arreglo PE abarca una pluralidad de secciones, y cada sección contiene un grupo de PE;un generador de comandos para transmitir una palabra de control en el arreglo, donde dicha palabra de control es recibida por cada dicho PE dentro de dicho arreglo y se utiliza por cada PE para regir la forma en que el procesador procese la información; al menos de:un primer registro patrón para almacenar una pluralidad de valores correspondientes a las filas respectivas en dicho arreglo PE; un segundo registro patrón para almacenar una pluralidad de valores correspondientes a las respectivas columnas en dicho arreglo PE; y lógica para propagar, por instrucción del generador de comandos, información desde dicho primer registro patrón a las respectivas filas de dicho arreglo PE, y/o información desde dicho segundo registro patrón en las respectivas columnas de dicho arreglo PE.1Un método para procesar datos en paralelo utilizando un procesador paralelo, donde dicho procesador paralelo comprende una pluralidad de elementos de procesamiento (PE) dispuestos en el arreglo para formar un arreglo PE con una pluralidad de filas y columnas; dicho método consta de los siguientes pasos: recibir un valor de bits múltiples en un registro de patrones; y en respuesta a un comando desde un generador de comandos, propagar dicho valor de bits múltiples en secciones plurales de dicho arreglo,...
CO99021052A 1998-04-09 1999-04-09 Generacion de patrones y operaciones de plano de desplaza- miento para una computadora conectada en poligono CO4880825A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/057,469 US6067609A (en) 1998-04-09 1998-04-09 Pattern generation and shift plane operations for a mesh connected computer

Publications (1)

Publication Number Publication Date
CO4880825A1 true CO4880825A1 (es) 2000-01-31

Family

ID=22010741

Family Applications (1)

Application Number Title Priority Date Filing Date
CO99021052A CO4880825A1 (es) 1998-04-09 1999-04-09 Generacion de patrones y operaciones de plano de desplaza- miento para una computadora conectada en poligono

Country Status (6)

Country Link
US (1) US6067609A (es)
EP (1) EP1070295A1 (es)
AU (1) AU3741499A (es)
CO (1) CO4880825A1 (es)
TW (1) TW454125B (es)
WO (1) WO1999053413A1 (es)

Families Citing this family (59)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190065428A9 (en) * 2000-10-06 2019-02-28 Scientia Sol Mentis Ag Array Processor Having a Segmented Bus System
US6732253B1 (en) 2000-11-13 2004-05-04 Chipwrights Design, Inc. Loop handling for single instruction multiple datapath processor architectures
US6931518B1 (en) 2000-11-28 2005-08-16 Chipwrights Design, Inc. Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic
US7269615B2 (en) 2001-12-18 2007-09-11 Analog Devices, Inc. Reconfigurable input Galois field linear transformer system
US7283628B2 (en) * 2001-11-30 2007-10-16 Analog Devices, Inc. Programmable data encryption engine
US7508937B2 (en) * 2001-12-18 2009-03-24 Analog Devices, Inc. Programmable data encryption engine for advanced encryption standard algorithm
US7000090B2 (en) * 2002-01-21 2006-02-14 Analog Devices, Inc. Center focused single instruction multiple data (SIMD) array system
US7493607B2 (en) * 2002-07-09 2009-02-17 Bluerisc Inc. Statically speculative compilation and execution
US20050114850A1 (en) * 2003-10-29 2005-05-26 Saurabh Chheda Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control
US7996671B2 (en) * 2003-11-17 2011-08-09 Bluerisc Inc. Security of program executables and microprocessors based on compiler-architecture interaction
FR2865290A1 (fr) * 2004-01-21 2005-07-22 Thomson Licensing Sa Procede de gestion de donnees dans un processeur matriciel et processeur matriciel mettant en oeuvre ce procede
US8607209B2 (en) 2004-02-04 2013-12-10 Bluerisc Inc. Energy-focused compiler-assisted branch prediction
US7593016B2 (en) * 2004-04-08 2009-09-22 Teranex Systems, Inc Method and apparatus for high density storage and handling of bit-plane data
EP1763769A2 (en) * 2004-05-03 2007-03-21 Silicon Optix A bit serial processing element for a simd array processor
WO2006026086A2 (en) 2004-08-31 2006-03-09 Silicon Optix Method and apparatus for management of bit plane resources
US7728744B2 (en) * 2005-10-26 2010-06-01 Analog Devices, Inc. Variable length decoder system and method
US8285972B2 (en) * 2005-10-26 2012-10-09 Analog Devices, Inc. Lookup table addressing system and method
US8024551B2 (en) 2005-10-26 2011-09-20 Analog Devices, Inc. Pipelined digital signal processor
US20070294181A1 (en) * 2006-05-22 2007-12-20 Saurabh Chheda Flexible digital rights management with secure snippets
US8082289B2 (en) 2006-06-13 2011-12-20 Advanced Cluster Systems, Inc. Cluster computing support for application programs
US20080022079A1 (en) * 2006-07-24 2008-01-24 Archer Charles J Executing an allgather operation with an alltoallv operation in a parallel computer
US7831801B1 (en) * 2006-08-30 2010-11-09 Xilinx, Inc. Direct memory access-based multi-processor array
US20080126766A1 (en) 2006-11-03 2008-05-29 Saurabh Chheda Securing microprocessors against information leakage and physical tampering
US7890559B2 (en) * 2006-12-22 2011-02-15 International Business Machines Corporation Forward shifting of processor element processing for load balancing
US20080154379A1 (en) * 2006-12-22 2008-06-26 Musculoskeletal Transplant Foundation Interbody fusion hybrid graft
US8161480B2 (en) 2007-05-29 2012-04-17 International Business Machines Corporation Performing an allreduce operation using shared memory
US8140826B2 (en) * 2007-05-29 2012-03-20 International Business Machines Corporation Executing a gather operation on a parallel computer
US20090006663A1 (en) * 2007-06-27 2009-01-01 Archer Charles J Direct Memory Access ('DMA') Engine Assisted Local Reduction
US7827385B2 (en) * 2007-08-02 2010-11-02 International Business Machines Corporation Effecting a broadcast with an allreduce operation on a parallel computer
US7840779B2 (en) * 2007-08-22 2010-11-23 International Business Machines Corporation Line-plane broadcasting in a data communications network of a parallel computer
US7734706B2 (en) * 2007-08-22 2010-06-08 International Business Machines Corporation Line-plane broadcasting in a data communications network of a parallel computer
US8301990B2 (en) * 2007-09-27 2012-10-30 Analog Devices, Inc. Programmable compute unit with internal register and bit FIFO for executing Viterbi code
US8122228B2 (en) * 2008-03-24 2012-02-21 International Business Machines Corporation Broadcasting collective operation contributions throughout a parallel computer
US7991857B2 (en) * 2008-03-24 2011-08-02 International Business Machines Corporation Broadcasting a message in a parallel computer
US8422402B2 (en) 2008-04-01 2013-04-16 International Business Machines Corporation Broadcasting a message in a parallel computer
US8375197B2 (en) * 2008-05-21 2013-02-12 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8484440B2 (en) 2008-05-21 2013-07-09 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8161268B2 (en) * 2008-05-21 2012-04-17 International Business Machines Corporation Performing an allreduce operation on a plurality of compute nodes of a parallel computer
US8281053B2 (en) 2008-07-21 2012-10-02 International Business Machines Corporation Performing an all-to-all data exchange on a plurality of data buffers by performing swap operations
US8565089B2 (en) * 2010-03-29 2013-10-22 International Business Machines Corporation Performing a scatterv operation on a hierarchical tree network optimized for collective operations
US8332460B2 (en) 2010-04-14 2012-12-11 International Business Machines Corporation Performing a local reduction operation on a parallel computer
US9424087B2 (en) 2010-04-29 2016-08-23 International Business Machines Corporation Optimizing collective operations
US8346883B2 (en) 2010-05-19 2013-01-01 International Business Machines Corporation Effecting hardware acceleration of broadcast operations in a parallel computer
US8489859B2 (en) 2010-05-28 2013-07-16 International Business Machines Corporation Performing a deterministic reduction operation in a compute node organized into a branched tree topology
US8949577B2 (en) 2010-05-28 2015-02-03 International Business Machines Corporation Performing a deterministic reduction operation in a parallel computer
US8776081B2 (en) 2010-09-14 2014-07-08 International Business Machines Corporation Send-side matching of data communications messages
US8566841B2 (en) 2010-11-10 2013-10-22 International Business Machines Corporation Processing communications events in parallel active messaging interface by awakening thread from wait state
US8893083B2 (en) 2011-08-09 2014-11-18 International Business Machines Coporation Collective operation protocol selection in a parallel computer
US8667501B2 (en) 2011-08-10 2014-03-04 International Business Machines Corporation Performing a local barrier operation
US8910178B2 (en) 2011-08-10 2014-12-09 International Business Machines Corporation Performing a global barrier operation in a parallel computer
US8898432B2 (en) 2011-10-25 2014-11-25 Geo Semiconductor, Inc. Folded SIMD array organized in groups (PEGs) of respective array segments, control signal distribution logic, and local memory
US9495135B2 (en) 2012-02-09 2016-11-15 International Business Machines Corporation Developing collective operations for a parallel computer
US9965824B2 (en) * 2015-04-23 2018-05-08 Google Llc Architecture for high performance, power efficient, programmable image processing
US10915319B2 (en) * 2017-05-15 2021-02-09 Google Llc Two dimensional masked shift instruction
US11256503B2 (en) 2019-03-11 2022-02-22 Untether Ai Corporation Computational memory
US20220171829A1 (en) * 2019-03-11 2022-06-02 Untether Ai Corporation Computational memory
WO2021033125A1 (en) * 2019-08-16 2021-02-25 Untether Ai Corporation Computational memory with processing element row and bank communications
US11342944B2 (en) 2019-09-23 2022-05-24 Untether Ai Corporation Computational memory with zero disable and error detection
US11468002B2 (en) 2020-02-28 2022-10-11 Untether Ai Corporation Computational memory with cooperation among rows of processing elements and memory thereof

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3287703A (en) * 1962-12-04 1966-11-22 Westinghouse Electric Corp Computer
US3643236A (en) * 1969-12-19 1972-02-15 Ibm Storage having a plurality of simultaneously accessible locations
US3815095A (en) * 1972-08-29 1974-06-04 Texas Instruments Inc General-purpose array processor
US4187551A (en) * 1975-11-21 1980-02-05 Ferranti Limited Apparatus for writing data in unique order into and retrieving same from memory
JPS5352029A (en) * 1976-10-22 1978-05-12 Fujitsu Ltd Arithmetic circuit unit
US4215401A (en) * 1978-09-28 1980-07-29 Environmental Research Institute Of Michigan Cellular digital array processor
US4380046A (en) * 1979-05-21 1983-04-12 Nasa Massively parallel processor computer
US4309755A (en) * 1979-08-22 1982-01-05 Bell Telephone Laboratories, Incorporated Computer input/output arrangement for enabling a simultaneous read/write data transfer
US4314349A (en) * 1979-12-31 1982-02-02 Goodyear Aerospace Corporation Processing element for parallel array processors
US4384273A (en) * 1981-03-20 1983-05-17 Bell Telephone Laboratories, Incorporated Time warp signal recognition processor for matching signal patterns
US4574394A (en) * 1981-06-01 1986-03-04 Environmental Research Institute Of Mi Pipeline processor
US4524455A (en) * 1981-06-01 1985-06-18 Environmental Research Inst. Of Michigan Pipeline processor
US4533993A (en) * 1981-08-18 1985-08-06 National Research Development Corp. Multiple processing cell digital data processor
DE3279328D1 (en) * 1981-12-08 1989-02-09 Unisys Corp Constant-distance structure polycellular very large scale integrated circuit
US4507726A (en) * 1982-01-26 1985-03-26 Hughes Aircraft Company Array processor architecture utilizing modular elemental processors
EP0114852B1 (en) * 1982-07-21 1987-11-11 Gec-Marconi Limited Multi-dimensional-access memory system
US4489381A (en) * 1982-08-06 1984-12-18 International Business Machines Corporation Hierarchical memories having two ports at each subordinate memory level
US4541115A (en) * 1983-02-08 1985-09-10 Pattern Processing Technologies, Inc. Pattern processing system
US4511967A (en) * 1983-02-15 1985-04-16 Sperry Corporation Simultaneous load and verify of a device control store from a support processor via a scan loop
US4546428A (en) * 1983-03-08 1985-10-08 International Telephone & Telegraph Corporation Associative array with transversal horizontal multiplexers
US4739474A (en) * 1983-03-10 1988-04-19 Martin Marietta Corporation Geometric-arithmetic parallel processor
US4635292A (en) * 1983-12-19 1987-01-06 Matsushita Electric Industrial Co., Ltd. Image processor
US4573116A (en) * 1983-12-20 1986-02-25 Honeywell Information Systems Inc. Multiword data register array having simultaneous read-write capability
GB8401805D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data processing apparatus
US4660155A (en) * 1984-07-23 1987-04-21 Texas Instruments Incorported Single chip video system with separate clocks for memory controller, CRT controller
DE3576229D1 (de) * 1984-11-05 1990-04-05 Hughes Aircraft Co Befehlsflussrechner.
CA1233260A (en) * 1985-03-13 1988-02-23 Chuck H. Ngai High performance parallel vector processor having a modified vector register/element processor configuration
US4739476A (en) * 1985-08-01 1988-04-19 General Electric Company Local interconnection scheme for parallel processing architectures
US4720780A (en) * 1985-09-17 1988-01-19 The Johns Hopkins University Memory-linked wavefront array processor
US4752893A (en) * 1985-11-06 1988-06-21 Texas Instruments Incorporated Graphics data processing apparatus having image operations with transparent color having a selectable number of bits
CN1012297B (zh) * 1985-11-13 1991-04-03 奥尔凯托N·V公司 具有内部单元控制和处理的阵列结构
US4769779A (en) * 1985-12-16 1988-09-06 Texas Instruments Incorporated Systolic complex multiplier
US4773038A (en) * 1986-02-24 1988-09-20 Thinking Machines Corporation Method of simulating additional processors in a SIMD parallel processor array
JPS6364178A (ja) * 1986-08-29 1988-03-22 インタ−ナショナル・ビジネス・マシ−ンズ・コ−ポレ−ション 画像処理システム
US4933846A (en) * 1987-04-24 1990-06-12 Network Systems Corporation Network communications adapter with dual interleaved memory banks servicing multiple processors
US5276819A (en) * 1987-05-01 1994-01-04 Hewlett-Packard Company Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code
US5038282A (en) * 1988-05-11 1991-08-06 Massachusetts Institute Of Technology Synchronous processor with simultaneous instruction processing and data transfer
JPH0254383A (ja) * 1988-08-18 1990-02-23 Mitsubishi Electric Corp アレイプロセッサ
US5179714A (en) * 1988-10-07 1993-01-12 Martin Marietta Corporation Parallel bit serial data processor
DE68926783T2 (de) * 1988-10-07 1996-11-28 Martin Marietta Corp Paralleler datenprozessor
CA2021192A1 (en) * 1989-07-28 1991-01-29 Malcolm A. Mumme Simplified synchronous mesh processor
ATE180586T1 (de) * 1990-11-13 1999-06-15 Ibm Paralleles assoziativprozessor-system
GB2251964B (en) * 1991-01-15 1994-09-14 Sony Corp Processor arrays
EP0539585A4 (en) * 1991-04-22 1993-09-01 Takata Corporation Surface-coated member
JP2642039B2 (ja) * 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション アレイ・プロセッサ
US5606707A (en) * 1994-09-30 1997-02-25 Martin Marietta Corporation Real-time image processor

Also Published As

Publication number Publication date
AU3741499A (en) 1999-11-01
WO1999053413A1 (en) 1999-10-21
TW454125B (en) 2001-09-11
US6067609A (en) 2000-05-23
EP1070295A1 (en) 2001-01-24

Similar Documents

Publication Publication Date Title
CO4880825A1 (es) Generacion de patrones y operaciones de plano de desplaza- miento para una computadora conectada en poligono
CO4880826A1 (es) Soporte de entrada-salida global para una computadora conectada en poligono y metodo para procesar datos en para- lelo.
US4034356A (en) Reconfigurable logic array
EP0341897A3 (en) Content addressable memory array architecture
ES8506925A1 (es) Una instalacion de memoria para equipos electronicos de tratamiento de datos.
TW200517953A (en) Two dimensional addressing of a matrix-vector register array
KR890008833A (ko) 반도체메모리
ATE220808T1 (de) Anordnung für eine halbleitervorrichtung mit redundanten elementen
US5377123A (en) Programmable logic device
US20170262407A1 (en) Reconfigurable data interface unit for compute systems
KR960012026A (ko) 반도체 기억장치
TW374178B (en) A semiconductor memory device, and a data reading method and a data writing method therefor
BR0316335A (pt) Processo para a geração de uma corrente de bits a partir de uma árvore de indexação
US7516059B2 (en) Logical simulation device
KR20040111368A (ko) 불휘발성 반도체 기억장치
JPH0564276A (ja) 時間スイツチ回路
GB1460038A (en) Digital data-processing apparatus
US3395393A (en) Information storage system
JPS5756946A (en) Logic wiring designing system
WO2001053944A3 (de) Redundanter datenspeicher
SU955078A1 (ru) Ассоциативный параллельный процессор
US7089538B1 (en) High speed software driven emulator comprised of a plurality of emulation processors with a method to allow memory read/writes without interrupting the emulation
KR960025798A (ko) 반도체메모리소자의 메모리셀어레이의 배열방법
Somani Reliability modeling of structured systems: Exploring symmetry in state-space generation
GB1513586A (en) Data processing