CN2785260Y - Low power-consuming, high reliability remote controller chip keystroke input port circuit - Google Patents
Low power-consuming, high reliability remote controller chip keystroke input port circuit Download PDFInfo
- Publication number
- CN2785260Y CN2785260Y CN 200520070131 CN200520070131U CN2785260Y CN 2785260 Y CN2785260 Y CN 2785260Y CN 200520070131 CN200520070131 CN 200520070131 CN 200520070131 U CN200520070131 U CN 200520070131U CN 2785260 Y CN2785260 Y CN 2785260Y
- Authority
- CN
- China
- Prior art keywords
- trombone slide
- resistance value
- circuit
- nmos
- pmos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model relates to a low power-consumption high reliability remote controller chip pressing key input port circuit, which is composed of an upper pull circuit or a lower pull circuit generating an electric potential state, wherein the upper pull circuit or the lower pull circuit is composed of one inverter and two MOS pipes with different resistance value. The utility model utilizes the two MOS pipes with different resistance value in parallel and utilizes the inverter for combining a pressing key switch to be pressed downwards and releasing two operating states. Thereby, the MOS pipes with different resistance value are correspondingly switched to operate. Contradiction between the resistance value of an upper pull or a lower pull resistor and chip performance in the prior art can be finally solved. When the reliability of a remote controller chip is enhanced, the power consumption of a chip is lowered and the service life of a remote controller battery is prolonged simultaneously.
Description
Technical field
The utility model relates to the MOS digital integrated circuit, is specifically related to a kind of button input port circuit of low power consumption and high reliability remote controller chip.
Background technology
Along with human living standard's the continuous progress with electronic technology of improving constantly, the application of remote controller chip more and more widely, thereby people are also more and more higher to the requirement of chip performance.The remote controller chip is mainly used in the remote control of television set, electric fan, air conditioner, doorbell, illuminating lamp, automobile anti-theft alarm and door remote control etc.Because this type of remote controller adopts powered battery mostly, so the power consumption of chip is low more good more.While promptly requires remote controller to have antijamming capability highly because controlled device requires to have the reliability of height, but never misoperation, and this just requires chip to have antijamming capability highly, i.e. reliability.
The button input port of most remote controller chips if only be connected with the transistorized grid of chip input channel, then all must have pull-up resistor or pull down resistor.This is because can not be unsettled with the transistorized grid of the direct-connected input channel of input port, definite potential state (be high level, or be low level) promptly must be arranged, otherwise will cause the chip cisco unity malfunction, even permanent damage.The upper and lower resistance of resistance of drawing can not be too big, can not be too little.When upper and lower resistance of drawing resistance was excessive, the chip interference free performance was poor, or cisco unity malfunction, even permanent damage; When upper and lower resistance of drawing resistance was too small, chip power-consumption will increase.In the prior art, on draw (PULLUP) resistance generally to adopt PMOS pipe (being called trombone slide) to realize, as shown in Figure 2; And drop-down (PULLDOWN) resistance generally adopts NMOS pipe (being called trombone slide down) to realize, as shown in Figure 1.The NMOS pipe is called metal-oxide-semiconductor with pmos pass.Approx, the upper and lower resistance of resistance of drawing is directly proportional with the length of metal-oxide-semiconductor (L), is inversely proportional to the width (W) of metal-oxide-semiconductor.
Now be the excessive harmfulness of pull down resistor resistance that example illustrates remote controller chip button input port with Fig. 3.R1 is the port pull down resistor among Fig. 3, and R2 is the wiring board dead resistance between port and the VDD (power line).If R1 is bigger than normal, the remote controller wiring board is because of self reason or make moist and cause insulation property variation between input port and the power line simultaneously, and promptly resistance value diminishes, and then may cause the current potential of input port can not be pulled to low level.If the value of R1 and R2 is more approaching, port current potential Vin just may be near 1/2 VDD so, at this moment, NMOS that directly links to each other with Vin in the in-gate circuit and the just conducting simultaneously of PMOS pipe, thereby cause gate circuit to be output as not stationary state, and then cause other transistor of chip internal also to be in similar condition of work, the chip cisco unity malfunction, even send wrong signal and make the controlled device misoperation.This moment, making between VDD and the VSS (ground wire) had bigger direct current to pass through because of some NOMS and the conducting simultaneously of PMOS pipe.Like this, the power consumption of circuit will increase greatly, also can cause chip because of the overcurrent overheat permanent damage when situation is serious.In addition, if pull down resistor is bigger than normal, then the antijamming capability of input port will die down.In order to overcome above-mentioned shortcoming, the resistance of pull down resistor can be done little, to improve circuit reliability.But so, will increase the operating current of chip, because during button, input port directly links to each other with VDD, if this moment, pull down resistor was less than normal, the electric current that then flows through this resistance will be bigger, thereby cause the power consumption of remote controller to increase and the useful life of shortening battery.So exist a contradiction here, promptly when drop-down resistance was big, the chip interference free performance was poor; And when drop-down resistance hour, chip power-consumption increases.Also there is same problem in last pull-up structure, and its principle is identical therewith, so no longer repeat here.
Summary of the invention
The purpose of this utility model is will solve in the existing remote controller chip button input port circuit, on draw or pull down resistor resistance and chip performance between contradiction, promptly when improving the remote controller chip reliability, reduce chip power consumption, prolong the useful life of remote controller battery.
For achieving the above object, the technical solution adopted in the utility model is: a kind of low power consumption and high reliability remote controller chip button input port circuit is made of a pull-up circuit or a pull-down circuit that produces potential state.
Described pull-up circuit is made up of an inverter INV2 and two PMOS last trombone slide P1, P2, wherein, the last trombone slide P2 of the last trombone slide P1 of PMOS resistance value＞PMOS resistance value, the pull-up circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter INV2, and inverter INV2 output termination PMOS goes up the grid G of trombone slide P2; Third Road connects the drain D of last trombone slide P1, P2 of two PMOS, and the source S of two PMOS last trombone slide P1, P2 meets power vd D, the grid G ground connection VSS of the last trombone slide P1 of PMOS.
Described pull-down circuit is made up of trombone slide N1, N2 under an inverter INV1 and two NMOS, wherein, trombone slide N2 resistance value under trombone slide N1 resistance value＞NMOS under the NMOS, the pull-down circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter INV1, the grid G of trombone slide N2 under the inverter INV1 output termination NMOS; Third Road connects the drain D of trombone slide N1, N2 under two NMOS, the source S ground connection VSS of trombone slide N1, N2 under two NMOS, and the grid G of trombone slide N1 meets power vd D under the NMOS.
Related content in the technique scheme is explained as follows:
1, in the such scheme, in order to reach better effect, it is 10～20 times that PMOS goes up trombone slide P2 resistance value that described PMOS goes up trombone slide P1 resistance value; Trombone slide N1 resistance value is 10～20 times of trombone slide N2 resistance value under the NMOS under the described NMOS.
2, in the such scheme, in order to reach better effect, it is 500K Ω～2M Ω that described PMOS goes up trombone slide P1 resistance value, and the last trombone slide P2 of PMOS resistance value is 50K Ω～100K Ω; Trombone slide N1 resistance value is 500K Ω～2M Ω under the described NMOS, and trombone slide N2 resistance value is 50K Ω～100K Ω under the NMOS.
The operation principle of the utility model pull-down circuit is: see shown in Figure 4, when input port had key switch K1 to press, input port was directly linked power vd D, and inverter INV1 is connecting moment (within the 1ns) upset rapidly, output low level makes that trombone slide N2 turn-offs immediately under the NMOS.At this moment, input port has only trombone slide N1 conducting under the NMOS, and because of the resistance value of N1 is very big, so it is very little to flow through its electric current, thereby power consumption is just very low.When input port key switch K1 is released, because input port does not have other drive source (pipe in the in-gate circuit has only grid to be connected with input port) trombone slide N1 and the N2 under NMOS, so input port current potential VIN at first is pulled down to a certain level and makes the output of inverter INV1 make the N2 conducting greater than the threshold voltage of trombone slide N2 under the NMOS by trombone slide N1 under the NMOS, thereby input port current potential VIN is pulled down to VSS rapidly by trombone slide N2 under the NMOS.Because the pull-down capability of trombone slide N2 strong (stronger more than 10 times than N1) under the NMOS is so can be locked in VSS with input port current potential VIN reliably.
The operation principle of the utility model pull-up circuit is: see shown in Figure 5, when input port had key switch K2 to press, input port was directly linked VSS, and inverter INV2 is connecting moment (within the 1ns) upset rapidly, the output high level makes PMOS go up trombone slide P2 and turn-offs immediately.At this moment, input port has only PMOS to go up trombone slide P1 conducting, and because of the resistance value of P1 is very big, so it is very little to flow through its electric current, thereby power consumption is just very low.When input port key switch K2 is released, because input port does not have other drive source (pipe in the in-gate circuit has only grid to be connected with input port) except that PMOS goes up trombone slide P1 and P2, so input port current potential VIN is at first gone up trombone slide P1 by PMOS and is pulled to a certain level and makes the output of inverter INV2 be lower than PMOS to go up the threshold voltage of trombone slide P2 (threshold voltage of PMOS pipe is a negative value with respect to source electrode, in this circuit, its source electrode is exactly VDD) and make trombone slide P2 conducting on the PMOS, thereby being gone up trombone slide P2 by PMOS, input port current potential VIN is pulled to VDD rapidly.Owing to draw ability strong (stronger more than 10 times) on the last trombone slide P2 of PMOS, so can reliably input port current potential VIN be locked in VDD than P1.
By above principle as can be known, because the utility model metal-oxide-semiconductor that uses two different resistance values in parallel, and utilize inverter to press and discharge two kinds of operating states in conjunction with key switch, thereby the corresponding metal-oxide-semiconductor that switches different resistance values carries out work, finally solved existing in prior technology contradiction preferably, therefore make circuit have the reliability height, advantage low in energy consumption and effect.
Description of drawings
Accompanying drawing 1 is existing conventional button input port pull-down circuit;
Accompanying drawing 2 is existing conventional button input port pull-up circuit;
Accompanying drawing 3 is the existing anti-interference schematic diagram of conventional button input port pull-down circuit;
Accompanying drawing 4 is the utility model button input port pull-down circuit;
Accompanying drawing 5 is the utility model button input port pull-up circuit;
Accompanying drawing 6 is for using the low-power consumption Infrared remote controller chip circuit schematic diagram of the utility model button input port circuit;
Accompanying drawing 7 is the code element oscillogram (T=16 frequency is the clock cycle of 38kHz) of " 0 " sign indicating number and " 1 " sign indicating number.
Embodiment
Below in conjunction with drawings and Examples the utility model is further described:
Embodiment one: see shown in Figure 4ly, a kind of low power consumption and high reliability remote controller chip button input port circuit is made of a pull-down circuit that produces potential state.
Described pull-down circuit is made up of trombone slide N1, N2 under an inverter INV1 and two NMOS, wherein, trombone slide N1 is very weak NMOS pipe under the NMOS, ratio (the length-width ratio of length of its raceway groove (L) and width (W), L/W), can be greater than 50 times to 200 times, its resistance value can reach 500K Ω～2M Ω, and the length-width ratio of trombone slide N2 can be located between 5 to 10 under the NMOS, and its resistance value is greatly between 50K Ω～100K Ω.
The pull-down circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter INV1, the grid G of trombone slide N2 under the inverter INV1 output termination NMOS; Third Road connects the drain D of trombone slide N1, N2 under two NMOS, the source S ground connection VSS of trombone slide N1, N2 under two NMOS, and the grid G of trombone slide N1 meets power vd D under the NMOS.
Embodiment two: see shown in Figure 5ly, a kind of low power consumption and high reliability remote controller chip button input port circuit is made of a pull-up circuit that produces potential state.
Described pull-up circuit is made up of an inverter INV2 and two PMOS last trombone slide P1, P2, and wherein, the last trombone slide P1 of PMOS is very weak PMOS pipe.Because the values of channel resistance of PMOS pipe is than NMOS big (general big 2 to 3 times), so PMOS goes up the length-width ratio of trombone slide P1 can be suitably less than trombone slide N1 under the NMOS, its values of channel resistance should be between 500K Ω～2M Ω, and the length-width ratio of the last trombone slide P2 of PMOS can correspondingly upward trombone slide P1 be little more than 10 times than PMOS, and its resistance value is greatly between 50K Ω～100K Ω.
The pull-up circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter INV2, and inverter INV2 output termination PMOS goes up the grid G of trombone slide P2; Third Road connects the drain D of last trombone slide P1, P2 of two PMOS, and the source S of two PMOS last trombone slide P1, P2 meets power vd D, the grid G ground connection VSS of the last trombone slide P1 of PMOS.
Application example:
Best application mode of the present utility model is to be applied in the remote controller chip.Now mode now is described in fact with Fig. 6.
Remote controller chip circuit shown in Figure 6 has N input port.Part or all of this N input port both can be used as the button input port, also can be used as subscriber-coded input port.Input port can meet GND or VDD or unsettled arbitrarily by the user during as subscriber-coded use; As the button input port time spent, just need be connected with remote keypad.Each input port all is connected to 1 low-power consumption button input port pull-up circuit or button input port pull-down circuit (be in the pull-down circuit shown in Fig. 4 frame of broken lines or Fig. 5 frame of broken lines shown in pull-up circuit)." button input port circuit " square frame is represented one group of N such low-power consumption button input port pull-up circuit or pull-down circuit among Fig. 6.
The operation principle of remote controller chip circuit shown in Figure 6 is as follows: after circuit powered on, reset circuit resetted each data latch unit, and circuit enters the power saving standby mode.If there is not key to press, circuit will be in the power saving wait state always.If there is key to press, crystal oscillating circuit will be waken up circuit and wake up, starting oscillation, and produce the needed clock signal of chip operation." button latchs decoding circuit " will latch and decipher by key input signal, and decode results be offered " user code, command code read-only memory " (ROM), as " row address " (Row Address)." address decoder " deciphered the result of " branch frequency counting circuit ", and gives ROM with decode results, as " column address " (Column Address).ROM outwards provides a string binary code, i.e. a frame sign indicating number in order by turn according to row address and column address.The composition form of each frame sign indicating number is as follows:
| Initial code | User code | Command code | End code |
Initial code and end code can be made up of 1 or multidigit binary code.User code is corresponding with the connected mode of subscriber-coded input port.According to application requirements, user code can be established, and also can not establish.Initial code and end code also are like this.Command code is corresponding with the button input port, the corresponding instruction of each button input port, if the compound keys definition is arranged, then the combination of available several keys defines an instruction.The content of command code and figure place can be set as required.
" code element generation circuit " produces code element waveform as shown in Figure 7.The signal that " alternative " circuit (MUX) provides according to ROM is selected to send " with door " to (AND) from " 0 " sign indicating number of code element generation circuit or " 1 " sign indicating number waveform signal and with this signal.Output driver (OUTPUT DRIVER) will amplify the back and outwards send from the signal of AND.
When having key to press, circuit just outwards sends a frame sign indicating number or a few frame sign indicating number.If according to not putting, it is the binary code of unit that circuit just will constantly outwards send with a frame to button, till button discharges always.After button discharges, the crystal oscillating circuit failure of oscillations, all data latch unit reset, and circuit enters power saving standby mode (resting state).
The foregoing description only is explanation technical conceive of the present utility model and characteristics, and its purpose is to allow the personage who is familiar with this technology can understand content of the present utility model and enforcement according to this, can not limit protection range of the present utility model with this.All equivalences of being done according to the utility model spirit change or modify, and all should be encompassed within the protection range of the present utility model.
Claims (3)
1, a kind of low power consumption and high reliability remote controller chip button input port circuit is made of a pull-up circuit or a pull-down circuit that produces potential state, it is characterized in that:
Described pull-up circuit is made up of an inverter [INV2] and two last trombone slides [P1, P2] of PMOS, wherein, the last trombone slide of the last trombone slide of PMOS [P1] resistance value＞PMOS [P2] resistance value, the pull-up circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter [INV2], and inverter [INV2] output termination PMOS goes up the grid [G] of trombone slide [P2]; Third Road connects the drain electrode [D] of the last trombone slide [P1, P2] of two PMOS, and the source electrode [S] of two last trombone slides [P1, P2] of PMOS connects power supply [VDD], grid [G] ground connection [VSS] of the last trombone slide of PMOS [P1];
Described pull-down circuit is made up of trombone slide [N1, N2] under an inverter [INV1] and two NMOS, wherein, trombone slide [N2] resistance value under trombone slide under the NMOS [N1] resistance value＞NMOS, the pull-down circuit input first via connects the input of chip input channel gate circuit; The second the tunnel connects the input of inverter [INV1], the grid [G] of trombone slide [N2] under inverter [INV1] the output termination NMOS; Third Road connects the drain electrode [D] of trombone slide under two NMOS [N1, N2], source electrode [S] ground connection [VSS] of trombone slide [N1, N2] under two NMOS, and the grid [G] of trombone slide under the NMOS [N1] connects power supply [VDD].
2, low power consumption and high reliability remote controller chip button input port circuit according to claim 1 is characterized in that: it is 10～20 times that PMOS goes up trombone slide [P2] resistance value that described PMOS goes up trombone slide [P1] resistance value; Trombone slide under the described NMOS [N1] resistance value is 10～20 times of trombone slide under the NMOS [N2] resistance value.
3, low power consumption and high reliability remote controller chip button input port circuit according to claim 1 is characterized in that: it is 500K Ω～2M Ω that described PMOS goes up trombone slide [P1] resistance value, and the last trombone slide of PMOS [P2] resistance value is 50K Ω～100K Ω; Trombone slide under the described NMOS [N1] resistance value is 500K Ω～2M Ω, and trombone slide under the NMOS [N2] resistance value is 50K Ω～100K Ω.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200520070131 CN2785260Y (en) | 2005-03-22 | 2005-03-22 | Low power-consuming, high reliability remote controller chip keystroke input port circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200520070131 CN2785260Y (en) | 2005-03-22 | 2005-03-22 | Low power-consuming, high reliability remote controller chip keystroke input port circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2785260Y true CN2785260Y (en) | 2006-05-31 |
Family
ID=36772221
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200520070131 Expired - Fee Related CN2785260Y (en) | 2005-03-22 | 2005-03-22 | Low power-consuming, high reliability remote controller chip keystroke input port circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN2785260Y (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105915206A (en) * | 2016-06-13 | 2016-08-31 | 成绎半导体技术（上海）有限公司 | Circuit capable of reducing chip power consumption |
| CN107817734A (en) * | 2017-12-05 | 2018-03-20 | 无锡市瀚为科技有限公司 | A kind of super low-power consumption key control circuit |
| CN108605146A (en) * | 2015-12-15 | 2018-09-28 | 亚马逊技术股份有限公司 | Video on demand for V recording and communication equipment |
| CN109684762A (en) * | 2018-12-28 | 2019-04-26 | 上海贝岭股份有限公司 | The setting circuit of chip and its pin |
-
2005
- 2005-03-22 CN CN 200520070131 patent/CN2785260Y/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108605146A (en) * | 2015-12-15 | 2018-09-28 | 亚马逊技术股份有限公司 | Video on demand for V recording and communication equipment |
| CN108605146B (en) * | 2015-12-15 | 2021-08-17 | 亚马逊技术股份有限公司 | Video on demand for audio/video recording and communication devices |
| CN105915206A (en) * | 2016-06-13 | 2016-08-31 | 成绎半导体技术（上海）有限公司 | Circuit capable of reducing chip power consumption |
| CN105915206B (en) * | 2016-06-13 | 2018-09-28 | 成绎半导体技术（上海）有限公司 | A kind of circuit reducing chip power-consumption |
| CN107817734A (en) * | 2017-12-05 | 2018-03-20 | 无锡市瀚为科技有限公司 | A kind of super low-power consumption key control circuit |
| CN109684762A (en) * | 2018-12-28 | 2019-04-26 | 上海贝岭股份有限公司 | The setting circuit of chip and its pin |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7414442B2 (en) | Buffer circuit and integrated circuit | |
| TWI388119B (en) | Differential transistor and method therefor | |
| CN108494234A (en) | Floating power supply rail suitable for GaN high speed gate drive circuits | |
| CN101330203A (en) | Current deep constant-current output driving circuit with load short circuit protection function | |
| US10355685B2 (en) | Output circuit | |
| CN2785260Y (en) | Low power-consuming, high reliability remote controller chip keystroke input port circuit | |
| WO2003088289A3 (en) | Dual threshold voltage and low swing domino logic circuits | |
| CN102231598B (en) | Power supply circuit | |
| CN102006039B (en) | Reset circuit | |
| US7667525B2 (en) | Bus switch circuit with back-gate control during power down | |
| CN100561871C (en) | Level shifting circuit | |
| CN101459423B (en) | Output driver circuit with output preset circuit and controlling method thereof having lower power consumption | |
| CN110703892A (en) | EC reset circuit and electronic equipment based on USB C type interface | |
| CN1300940C (en) | High accuracy RC oscillator with optional frequency | |
| CN204858960U (en) | Power tube control system and external power tube drive circuit who is used for switching power supply | |
| CN113050740B (en) | Low-power consumption starting circuit | |
| CN102570970B (en) | H bridge motor driver and motor equipment | |
| JPH0974348A (en) | Semiconductor device | |
| CN111682869B (en) | Anti-backflow current load switch and electronic equipment | |
| CN114553212A (en) | Low-voltage-to-high-voltage level shift circuit with high-voltage power supply domain ground capable of floating | |
| US6236234B1 (en) | High-speed low-power consumption interface circuit | |
| CN208986916U (en) | One kind being based on capacity coupled common mode electrical level conversion circuit | |
| CN219778495U (en) | Circuit for reducing standby power consumption | |
| CN107959491B (en) | Efficient energy-saving P+N channel driving circuit | |
| CN110737226A (en) | MTP high-voltage burning pin circuit structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060531 |