Summary of the invention
In order to overcome the above-mentioned defect of prior art, the invention provides a kind of power circuit.This power circuit comprises metal-oxide-semiconductor (metal-oxide-semiconductor, Metal-oxide-semicondutor field effect transistor) and bias control circuit, the source electrode of described metal-oxide-semiconductor and drain electrode are serially connected with between power supply and load, and described bias control circuit is according to the bias state between the electrifying timing sequence signal controlling metal-oxide-semiconductor grid source receiving; Described bias control circuit comprises the first electric capacity, the second electric capacity, the first diode, the second diode, the 3rd diode, biasing NMOS pipe and bias PMOS pipe; Biasing NMOS pipe is connected with the grid of bias PMOS pipe and as input, receives the input of electrifying timing sequence signal, biasing NMOS pipe is connected as output with the drain electrode of bias PMOS pipe, this output is connected with one end of the first electric capacity, the source electrode of bias PMOS pipe is connected in the anode with positive source and the first diode, the source electrode of biasing NMOS pipe is connected in the anode of the 3rd diode, and the negative electrode of the 3rd diode is connected in power cathode; The other end of the first electric capacity is connected in the negative electrode of the first diode and the anode of the second diode, and one end of the negative electrode of the second diode and the second electric capacity is connected in the grid of metal-oxide-semiconductor, and the other end of the second electric capacity is connected in positive source or negative pole.
Preferably, between positive source and power cathode, be connected with piezo-resistance.
Preferably, between the drain electrode of metal-oxide-semiconductor and positive source or negative pole, be connected with TVS pipe (Transient Voltage Suppressor, Transient Voltage Suppressor).
Preferably, described metal-oxide-semiconductor is N channel power MOS pipe, and its source electrode is connected in positive source, and drain electrode is connected in load.
Preferably, the negative electrode of described TVS pipe is connected in the drain electrode of metal-oxide-semiconductor, and the anodic bonding of described TVS pipe is in power cathode.
A kind of power circuit provided by the invention; by bias control circuit, receive external pulse control signal (electrifying timing sequence signal) and control the bias state between metal-oxide-semiconductor grid source; be whether power power-supply is controlled by external pulse control signal to the power supply state of load; take guaranteed output power supply as load normal power supply; in addition; in preferred version, by access piezo-resistance and TVS, manage, with few device, realize reverse connecting protection and the transient protective function of power power-supply.
Embodiment
In order to make those skilled in the art understand better technical scheme of the present invention, below in conjunction with the drawings and specific embodiments, the present invention is described in further detail.It should be pointed out that to the description of concrete structure and description order, to be only the explanation to specific embodiment in this part, should not be considered as that protection scope of the present invention is had to any restriction.
Please refer to Fig. 1, Figure 1 shows that the schematic diagram of a kind of power circuit that the embodiment of the present invention provides.
As shown in the figure, a kind of power circuit of the embodiment of the present invention comprises that piezo-resistance R1, TVS pipe D2, N channel power MOS pipe U2(conducting resistance are between a few milliohm to tens milliohms), biasing metal-oxide-semiconductor U3 and U4(U3 be bias PMOS pipe, U4 is biasing NMOS pipe), the first diode D3, the second diode D4, the 3rd diode D5, the first capacitor C 1 and the second capacitor C 2; The positive polarity of power power-supply meets VCC, minus earth line GND; The annexation of this power circuit is as follows:
Piezo-resistance R1 is parallel between positive source VCC and ground wire GND, the source S of N channel power MOS pipe U2 connects positive source VCC(or piezo-resistance R1 one end), the drain D of N channel power MOS pipe U2 connects the negative electrode of TVS pipe D2, the TVS pipe other end of D2 and one end of ground wire GND(or load) be connected, the grid G of N channel power MOS pipe U2 connects the negative electrode of the second diode D4 and one end of the second capacitor C 2, the other end of the second capacitor C 2 is connected with ground wire GND (if U2 is P channel power MOS pipe, be connected with positive source), one end of the first capacitor C 1 is connected with the anode of the second diode D4 with the negative electrode of the first diode D3 respectively, the grid of bias PMOS pipe U3 and biasing NMOS pipe U4 is connected and receives from outside electrifying timing sequence signal (being external pulse control signal P) as input, the drain electrode of bias PMOS pipe U3 and biasing NMOS pipe U4 is connected and as output, is connected in the other end of the first capacitor C 1, the source electrode of bias PMOS pipe U3 is connected with the anode of the first diode with positive source VCC, biasing NMOS pipe U4 is connected with the anode of the 3rd diode D5, the negative electrode of the 3rd diode D5 is connected with ground wire GND, wherein, bias PMOS pipe U3 and biasing NMOS pipe U4, the first diode D3, the second diode D4, the 3rd diode D5, the first capacitor C 1 and the common bias control circuit that forms N channel power MOS pipe U2 of the second capacitor C 2.
In the course of the work, when power power-supply exact connect ion, it is infinitely great that the resistance of piezo-resistance R1 can be thought, in open circuit, now, the diode-built-in conducting in advance of N channel power MOS pipe U2, biasing metal-oxide-semiconductor U3 and U4 can be logical at the effect lower whorl conductance of electrifying timing sequence signal (being external pulse control signal P), by the first capacitor C 1, the second capacitor C 2 are discharged and recharged, make N channel power MOS pipe U2Shan source normal bias, thereby the drain-source passage of N channel power MOS pipe U2 is opened, for load provides normal operation power supply;
In the course of the work, when power power-supply is during in reversal connection state, the resistance of piezo-resistance R1 is still infinitely great, in open circuit, now, TVS pipe D2 is in conducting state, cannot normal bias between N channel power MOS pipe U2Shan source, the drain-source passage of N channel power MOS pipe U2 is all the time in closed condition, and the path of reverse electrical source is cut off, and load is exerted an influence avoiding;
In the course of the work; when power circuit is subject to outside glitch (as thunderbolt, surge etc.); piezo-resistance R1 resistance value sharply reduces; make to form low impedance path between positive source VCC and ground wire GND; simultaneously; TVS pipe D2(is generally relatively high power) can sponge most transient energy, thus protection load is not subject to glitch.
It should be noted that, in above-described embodiment, N channel power MOS pipe U2Shan source bias state is subject to the control of bias control circuit, and bias control circuit is to carry out corresponding operating according to receiving external pulse control signal, be that power power-supply is controlled by external pulse control signal whether to the electric-opening that supplies of load, so can guarantee not have power stage when power power-supply system powers on, prevented the abnormal operation of powered on moment, the form of external pulse control signal can be set output by the control circuit outside power circuit, to meet various control needs, in addition, above-mentioned bias control circuit is when power power-supply reversal connection, also can make reverse bias between N channel power MOS pipe U2Shan source, thereby the drain-source passage of N channel power MOS pipe U2 is remained on to closed condition,
It should be noted that, bias control circuit in above-described embodiment also can adopt other circuit that can realize corresponding function to replace, and for example the circuit being comprised of bias PMOS pipe U3 and biasing NMOS pipe U4 in bigoted control circuit also can replace with the TTL circuit that can realize similar functions.
It should be noted that, above-described embodiment is used N to link up power MOS pipe U2, in other embodiments of the invention, also can use P channel MOS tube, its source electrode is connected with ground wire GND, and drain electrode is connected with load, the arrangement of its bias control circuit is similar to the above embodiments, does not hereby repeat.
A kind of power circuit that the embodiment of the present invention provides; by electrifying timing sequence signal (external pulse control signal) control bias control circuit with realize N link up power MOS pipe drain-source passage conducting and close; and by coordinating of piezo-resistance and TVS pipe; not only prevented the abnormal operation of power power-supply at powered on moment; also make power power-supply there is reversal connection protection function when reversal connection state, when being subject to surge impact, there is transient protective function.
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.