CN206931595U - semiconductor packaging frame - Google Patents

semiconductor packaging frame Download PDF

Info

Publication number
CN206931595U
CN206931595U CN201720468351.4U CN201720468351U CN206931595U CN 206931595 U CN206931595 U CN 206931595U CN 201720468351 U CN201720468351 U CN 201720468351U CN 206931595 U CN206931595 U CN 206931595U
Authority
CN
China
Prior art keywords
pin
semiconductor packaging
packaging frame
width
breadth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201720468351.4U
Other languages
Chinese (zh)
Inventor
许海渐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nantong Excellent Semiconductor Co Ltd
Original Assignee
Nantong Excellent Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nantong Excellent Semiconductor Co Ltd filed Critical Nantong Excellent Semiconductor Co Ltd
Priority to CN201720468351.4U priority Critical patent/CN206931595U/en
Application granted granted Critical
Publication of CN206931595U publication Critical patent/CN206931595U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Packaging Frangible Articles (AREA)

Abstract

The utility model discloses a kind of semiconductor packaging frame, it includes semiconductor packaging frame body, each encapsulation unit includes six pin configurations for being located at the Ji Dao in plastic packaging region and being connected with Ji Dao in semiconductor packaging frame body, at least one pin of encapsulation unit is half-breadth pin, the width of the interior pin of half-breadth pin is less than the width of outer pin, and outer pin is consistent with the width of interior pin adjacent part.Pin locations constriction, it is easy to the later stage to cut off the pin.

Description

Semiconductor packaging frame
Technical field
Technical field of semiconductors is the utility model is related to, more particularly, to a kind of semiconductor packaging frame.
Background technology
It is well known that semiconductor packaging frame needs targetedly to carry out structure to set according to different pin configurations Meter, for example, semiconductor packaging frame needs to carry out individually designed, same semiconductor package according to 5 pin configurations, 6 pin configurations The frame that frames up can not share, virtually the cost and expense of two kinds of semiconductor packaging frames of increased design.
Utility model content
The purpose of this utility model is to provide a kind of semiconductor packaging frame, and it can allow draws with five pin configurations, six The semiconductor packaging frame of leg structure is general.
In order to solve the above technical problems, embodiment of the present utility model provides a kind of semiconductor packaging frame, it is wrapped Include semiconductor packaging frame body, in semiconductor packaging frame body each encapsulation unit include Ji Dao positioned at plastic packaging region with Six connected pin configurations of Ji Yuji islands, at least one pin of encapsulation unit are half-breadth pin, the interior pin of half-breadth pin Width be less than the width of outer pin, and outer pin is consistent with the width of interior pin adjacent part.
Further, the width of interior pin is the 1/2 of outer pin width.
Further, half-breadth pin is provided with the cut-out structure for being easy to cut off pin.
Further, it is to be arranged at the triangular groove of pin to cut off structure.
Further, the angle of the two side of triangular groove is 60 °.
The utility model has the advantages that:Pin locations constriction, it is easy to the later stage to cut off the pin, due to 6 being drawn A pin in leg structure is designed as half-breadth pin, and later stage cut-out half-breadth pin can realizes 5 pin configurations, so as to allow partly Conductor packaging frame is realized general between five pin configurations and six pin configurations.
Brief description of the drawings
Fig. 1 is semiconductor packaging frame schematic diagram, and the figure is semiconductor packaging frame single package cell schematics;
Fig. 2 is semiconductor packaging frame local structural graph;
Fig. 3 is B-B sectional views in Fig. 1.
Embodiment
In order that technological means, creation characteristic, reached purpose and effect that the utility model is realized are easy to understand, under In conjunction with specific embodiments, the utility model is expanded on further in face.
Embodiment of the present utility model provides a kind of semiconductor packaging frame, and referring to Fig. 1, it includes semiconductor packages Frame body, each encapsulation unit E is included positioned at the base island 1 in plastic packaging region 2 and and Ji Dao in semiconductor packaging frame body Six connected pin configurations, a pin of encapsulation unit is half-breadth pin T, and the width of the interior pin of half-breadth pin is less than outer The width of pin, and outer pin is consistent with the width of interior pin adjacent part, referring to Fig. 2, Pin1-Pin5 pin are normal pins knot Structure, and the pin between Pin4 pin and Pin5 pin is then half-breadth pin, such as the width of interior pin is outer pin width 1/2.Fig. 1 shows interior pin 3, astute and able area 4.
It is noted that referring to Fig. 3, half-breadth pin is provided with the cut-out structure for being easy to cut off pin, for example, cut-out knot Structure is the triangular groove 5 for being arranged at pin, and the angle of the two side of triangular groove is 60 °.Triangular groove is set Pin surface is roughened structure.
In case of need, the triangular groove, can be easily due to being arranged along lock leg structure width The pin that fractures, so as to complete the conversion of six pin configurations and five pin configurations.And the bottom of triangular groove may be used also To set rectangular recess, the convenience of operation of breakage is further improved.
It will be understood by those skilled in the art that the respective embodiments described above are to realize specific implementation of the present utility model Example, and in actual applications, can to it, various changes can be made in the form and details, without departing from spirit of the present utility model And scope.

Claims (5)

1. a kind of semiconductor packaging frame, it includes semiconductor packaging frame body, each sealed in semiconductor packaging frame body Dress unit includes six pin configurations for being located at the Ji Dao in plastic packaging region and being connected with Ji Dao, it is characterised in that the encapsulation At least one pin of unit is half-breadth pin, and the width of the interior pin of the half-breadth pin is less than the width of outer pin, and outside Pin is consistent with the width of interior pin adjacent part.
2. semiconductor packaging frame according to claim 1, it is characterised in that the width of the interior pin is that outer pin is wide The 1/2 of degree.
3. semiconductor packaging frame according to claim 1, it is characterised in that the half-breadth pin, which is provided with, to be easy to cut off The cut-out structure of pin.
4. semiconductor packaging frame according to claim 3, it is characterised in that the cut-out structure is to be arranged at pin Triangular groove.
5. semiconductor packaging frame according to claim 4, it is characterised in that the folder of the two side of the triangular groove Angle is 60 °.
CN201720468351.4U 2017-04-30 2017-04-30 semiconductor packaging frame Active CN206931595U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720468351.4U CN206931595U (en) 2017-04-30 2017-04-30 semiconductor packaging frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720468351.4U CN206931595U (en) 2017-04-30 2017-04-30 semiconductor packaging frame

Publications (1)

Publication Number Publication Date
CN206931595U true CN206931595U (en) 2018-01-26

Family

ID=61351157

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720468351.4U Active CN206931595U (en) 2017-04-30 2017-04-30 semiconductor packaging frame

Country Status (1)

Country Link
CN (1) CN206931595U (en)

Similar Documents

Publication Publication Date Title
CN206931595U (en) semiconductor packaging frame
CN203733783U (en) Lead frame
CN208596671U (en) High-power packaging body
CN202585395U (en) DIP (Dual inline-pin Package) lead frame structure
CN206274510U (en) A kind of five pin IC structures
CN202651105U (en) Surface-mount-type bridge-type lead frame
CN201829490U (en) Chip area punching integrated circuit lead frame
CN102034784B (en) 28K lead frame
CN203573973U (en) DFN packaging lead frame
CN106611753A (en) Chip packaging frame and chip packaging structure
CN208489186U (en) A kind of ultra high density SOT23 supporting structure suitable for Discrete device packaging
CN106158809A (en) TSOP-48L chip package increases the error-proof structure of identification point
CN206672927U (en) Lead frame structure
CN203800034U (en) Semiconductor device packaging lead frame
CN204167288U (en) Flat no-lead packages body
CN204668297U (en) A kind of rectangular array SMBF lead frame
CN205488112U (en) SOT223 frame construction that goes between
CN103413801A (en) DFN package lead frame
CN204834612U (en) General lead frame
CN202259261U (en) Lead frame with a heat sink
CN204391077U (en) Multi-functional carrier
CN211828727U (en) Step cavity silicon-based packaging structure based on WB chip and FC chip stack
CN206774533U (en) A kind of dual-channel audio High-power amplifier circuit lead frame
CN202523701U (en) Wafer packaging structure
CN203415571U (en) SOP-8L packaging lead frame

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant