CN203368405U - Two-way noise cancelling-type current multiplex low-noise amplifier - Google Patents
Two-way noise cancelling-type current multiplex low-noise amplifier Download PDFInfo
- Publication number
- CN203368405U CN203368405U CN 201320460700 CN201320460700U CN203368405U CN 203368405 U CN203368405 U CN 203368405U CN 201320460700 CN201320460700 CN 201320460700 CN 201320460700 U CN201320460700 U CN 201320460700U CN 203368405 U CN203368405 U CN 203368405U
- Authority
- CN
- China
- Prior art keywords
- mos transistor
- type mos
- electric capacity
- resistance
- noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Abstract
The utility model discloses a two-way noise cancelling-type current multiplex low-noise amplifier. The two-way noise cancelling-type current multiplex low-noise amplifier comprises a common-gate stage amplifier, a common-source stage amplifier with negative feedback, a second common-source stage amplifier and a load-stage source follower, wherein the common-gate stage amplifier comprises a second N-type metal oxide transistor, a second P-type metal oxide transistor, a first inductor, a second inductor, a first capacitor and a third capacitor; the common-source stage amplifier with the negative feedback comprises a third N-type metal oxide transistor, a third P-type metal oxide transistor, a third resistor, a fourth resistor, a fourth capacitor and a fifth capacitor; the second common-source stage amplifier comprises a first P-type metal oxide transistor, a second resistor and a six capacitor; the load-stage source follower comprises a first N-type metal oxide transistor, a second capacitor and a first resistor. The low-noise amplifier with the structure has the functions of two-way noise cancelling, low noise coefficient and low power consumption.
Description
Technical field
The utility model relates to a kind of amplifier, specifically, relates to a kind of two-way noise cancellation type current multiplexing low noise amplifier.
Background technology
The low noise amplifier that is positioned at radio-frequency front-end is the active circuit of the receiver first order.The effect of low noise amplifier is the noise factor of suppression receiver system.The module of radio-frequency front-end plays conclusive effect to the noise factor of whole receiver system, and therefore, low noise amplifier should have very low noise factor and enough gains are provided.From whole receiver, consider, low noise amplifier should have higher gain impact on whole receiver noise factor with the noise that suppresses rear class radio circuit and intermediate-frequency circuit.Along with multi-transceiver technology and complex modulation technology are applied in wireless telecommunications more and more, to the also raising gradually of requirement of the various performance parameters in receiver.Due to metal-oxide-semiconductor, (corresponding Chinese is: the MOS transistor) restriction of cut-off frequency is difficult to adopt such as amplifier feedback, mutual conductance bootstrapping etc. to improve the technology of performance to radio circuit.This makes radio circuit can freely not apply flexibly various Analog Circuit Design methods as intermediate-frequency circuit and is optimized and compromises.Therefore, the low noise amplifier with noise factor optimal design of new structure becomes the target that the designer constantly pursues.
At present, the structure of noise cancellation type low noise amplifier can be divided into common-source stage and the low noise amplifier that gate junction closes altogether and the low noise amplifier of being with feedback.Common-source stage and the low noise amplifier that gate junction closes altogether have two branch roads, and the noise current that common grid level transistor is produced is delivered to respectively the output of signal by two branch roads, realize the function of noise cancellation.Yet this low noise amplifier has two branch roads, often has higher power consumption.The low noise amplifier of band feedback has two signaling paths equally, and its purpose is to offset the transistorized thermal noise of common-source stage of band feedback.The transistorized thermal noise electric current of common-source stage of band feedback is delivered to respectively the output of signal through two branch roads, realize the function of noise cancellation.Yet this low noise amplifier, in the transistorized noise of common-source stage of eliminating the band feedback, tends to introduce new transistor.In the time of new transistor dissipation power consumption, noise factor is produced to passive impact.
Existing low noise amplifier is devoted to offset at output the noise of one or more devices, reaches the purpose of noise cancellation, obtains lower noise factor under identical gain.General thinking is that signal is amplified by two branch roads, at output, obtains difference or single-ended output signal.The noise produced for same device remains relevant noise voltage signal after two branch roads.Adopt suitable circuit ride gain and phase difference, when amplifying radiofrequency signal, offset the noise that corresponding device produces, so just can reach by the method for difference or single-ended counteracting the purpose of noise cancellation.Also can understand by another kind of mode, signal amplifies by two branch roads, meanwhile, only has the noise of device in a branch road or the noise of the part of devices in additional another branch road to exert an influence at output.Therefore, in order to reach lower noise factor, we are devoted to find a kind of new structure, and this structure can make the noise of a plurality of devices be offset or suppress at signal output part, and the noise factor of this low noise amplifier can be controlled at very low level.
Summary of the invention
Technical problem to be solved in the utility model is: a kind of two-way noise cancellation type current multiplexing low noise amplifier is provided, and this low noise amplifier has the function of two-way noise cancellation; To common grid level amplifier with carry out respectively multiplexingly with the quiescent bias current of degenerative common-source stage amplifier, there is the function of low-noise factor and low-power consumption.
For solving the problems of the technologies described above, a kind of two-way noise cancellation type current multiplexing low noise amplifier that the utility model adopts, comprise common grid level amplifier, be with degenerative common-source stage amplifier, second level common-source stage amplifier and load stage source follower; Comprise common grid level amplifier and be with degenerative common-source stage amplifier, it is characterized in that: also comprise second level common-source stage amplifier and load stage source follower; Wherein, grid level amplifier comprises the second N-type MOS transistor, the 2nd P type MOS transistor, the first inductance, the second inductance, the first electric capacity, the 3rd electric capacity altogether; Be with degenerative common-source stage amplifier to comprise the 3rd N-type MOS transistor, the 3rd P type MOS transistor, the 3rd resistance, the 4th resistance, the 4th electric capacity, the 5th electric capacity; Second level common-source stage amplifier comprises a P type MOS transistor, the second resistance, the 6th electric capacity; The load stage source follower comprises the first N-type MOS transistor, the first resistance, the second electric capacity; The top crown of described the first electric capacity, the second electric capacity and the 3rd electric capacity is connected respectively radio-frequency (RF) signal input end; The bottom crown of described the first electric capacity is connected with the negative terminal of the second inductance, the source electrode of the 2nd P type MOS transistor respectively; The anode of described the second inductance is connected with power supply; The grid of described the 2nd P type MOS transistor connects the 3rd bias voltage; The drain electrode of the 2nd P type MOS transistor is signal output part, and it is connected with the source electrode of the first N-type MOS transistor with the drain electrode of a P type MOS transistor, the drain electrode of the second N-type MOS transistor respectively; The drain electrode of described the first N-type MOS transistor is connected with supply voltage; The grid of the first N-type MOS transistor is connected with the bottom crown of the second electric capacity, the anode of the first resistance respectively, and the negative terminal of the first resistance connects the first bias voltage; The grid of described the second N-type MOS transistor connects the second bias voltage; The source electrode of the second N-type MOS transistor is connected with the top crown of the 4th electric capacity with the anode of the first inductance, the bottom crown of the 3rd electric capacity respectively; The negativing ending grounding of the first inductance; The bottom crown of the 4th electric capacity is connected with the grid of the 3rd N-type MOS transistor with the bottom crown of the 5th electric capacity, the anode of the 3rd resistance respectively; The negative terminal of described the 3rd resistance connects the 4th bias voltage; The source ground of described the 3rd N-type MOS transistor; The drain electrode of the 3rd N-type MOS transistor respectively with drain electrode, the 4th resistance of the 3rd P type MOS transistor
4) negative terminal is connected with the bottom crown of the 6th electric capacity; The source electrode of described the 3rd P type MOS transistor connects power supply; The grid of the 3rd P type MOS transistor is connected with the top crown of the 4th resistance anode, the 5th electric capacity respectively; The top crown of described the 6th electric capacity is connected with the grid of the second resistance negative terminal, a P type MOS transistor respectively; The source electrode of a described P type MOS transistor is connected with power supply; Described the second resistance anode connects the 5th bias voltage.
Compared with prior art, the utlity model has following beneficial effect:
1. noise factor is low; Two-way noise cancellation type low noise amplifier of the present utility model, have the advantages that noise factor is low, and the noise factor of receiver integral body is played to significant optimization function.The noise current that low noise amplification of the present utility model produces the second N-type MOS transistor in common grid level amplifier and the 2nd P type MOS transistor is after transmit in two paths, produce respectively the noise voltage of two single spin-echos at output, and superposeed, therefore played the purpose of noise cancellation.Meanwhile, the 3rd N-type MOS transistor in the common-source stage amplifier of band feedback and the noise current of the 3rd P type MOS transistor also transmit through two paths, produce equally the noise voltage of two single spin-echos at output, and superposeed, therefore also played the purpose of noise cancellation.Second, third N-type MOS transistor and second, third P type MOS transistor are suppressed the contribution of low noise amplifier noise, keep the normal contribution to gain simultaneously.Be that the system noise introduced of low noise amplifier is very low, therefore, system there is very low noise factor.
2. the electric current utilization ratio is high, low in energy consumption; In whole receiver system, radio-frequency module consumes most of power consumption, therefore, realizes that the low-power consumption of circuit becomes crucial technical matters.Low noise amplifier of the present utility model has been realized high current utilization rate and low-power consumption.The common grid level of low noise amplifier of the present utility model enough becomes push-pull amplifier by the second N-type MOS transistor with the 2nd P type MOS transistor, the quiescent bias current of the first N-type MOS transistor and a P type MOS transistor is injected to the second N-type MOS transistor simultaneously, realize the function of current multiplexing.
The accompanying drawing explanation
Fig. 1 is circuit diagram of the present utility model.
Fig. 2 is low noise amplifier noise factor simulation result figure of the present utility model.
Embodiment
Below in conjunction with accompanying drawing, the technical solution of the utility model is described in detail:
As shown in Figure 1, a kind of two-way noise cancellation type current multiplexing low noise amplifier of the present utility model, comprise common grid level amplifier, be with degenerative common-source stage amplifier, second level common-source stage amplifier and load stage source follower; Comprise common grid level amplifier and be with degenerative common-source stage amplifier, it is characterized in that: also comprise second level common-source stage amplifier and load stage source follower; Wherein, grid level amplifier comprises the second N-type MOS transistor N altogether
2, the 2nd P type MOS transistor P
2, the first inductance L
1, the second inductance L
2, the first capacitor C
1, the 3rd capacitor C
3; Be with degenerative common-source stage amplifier to comprise the 3rd N-type MOS transistor N
3, the 3rd P type MOS transistor P
3, the 3rd resistance R
3, the 4th resistance R
4, the 4th capacitor C
4, the 5th capacitor C
5; Second level common-source stage amplifier comprises a P type MOS transistor P
1, the second resistance R
2, the 6th capacitor C
6; The load stage source follower comprises the first N-type MOS transistor N
1, the first resistance R
1, the second capacitor C
2;
Described the first capacitor C
1, the second capacitor C
2with the 3rd capacitor C
3top crown connect respectively radio-frequency (RF) signal input end V
in; Described the first capacitor C
1bottom crown respectively with the second inductance L
2negative terminal, the 2nd P type MOS transistor P
2source electrode connect; Described the second inductance L
2anode with power supply, be connected; Described the 2nd P type MOS transistor P
2grid connect the 3rd bias voltage V
b3; The 2nd P type MOS transistor P
2drain electrode be signal output part V
out, its respectively with a P type MOS transistor P
1drain electrode, the second N-type MOS transistor N
2drain electrode and the first N-type MOS transistor N
1source electrode be connected; Described the first N-type MOS transistor N
1drain electrode with supply voltage, be connected; The first N-type MOS transistor N
1grid respectively with the second capacitor C
2bottom crown, the first resistance R
1anode connect, the first resistance R
1negative terminal connect the first bias voltage V
b1; Described the second N-type MOS transistor N
2grid connect the second bias voltage V
b2; The second N-type MOS transistor N
2source electrode respectively with the first inductance L
1anode, the 3rd capacitor C
3bottom crown and the 4th capacitor C
4top crown connect; The first inductance L
1negativing ending grounding; The 4th capacitor C
4bottom crown respectively with the 5th capacitor C
5bottom crown, the 3rd resistance R
3anode and the 3rd N-type MOS transistor N
3grid connect; Described the 3rd resistance R
3negative terminal connect the 4th bias voltage V
b4; Described the 3rd N-type MOS transistor N
3source ground; The 3rd N-type MOS transistor N
3drain electrode respectively with the 3rd P type MOS transistor P
3drain electrode, the 4th resistance R
4negative terminal and the 6th capacitor C
6bottom crown connect; Described the 3rd P type MOS transistor P
3source electrode connect power supply; The 3rd P type MOS transistor P
3grid respectively with the 4th resistance R
4anode, the 5th capacitor C
5top crown connect; Described the 6th capacitor C
6top crown respectively with the second resistance R
2negative terminal, a P type MOS transistor P
1grid connect; A described P type MOS transistor P
1source electrode with power supply, be connected; Described the second resistance R
2anode connects the 5th bias voltage V
b5.
Above-mentioned two-way noise cancellation type current multiplexing low noise amplifier, offset to the full extent and be total to two transistor the second N-types, the P type MOS transistor N that the grid level provides mutual conductance
2, P
2with two transistors the 3rd N-type that mutual conductance is provided with degenerative common-source stage, P type MOS transistor N
3, P
3the noise voltage produced at output respectively.The grid level provides two transistor the second N-types, the P type MOS transistor N of mutual conductance altogether
2, P
2the thermal noise electric current produced flows into from these two transistorized drain electrodes, and source electrode flows out.The second N-type, P type MOS transistor N
2, P
2the thermal noise electric current by two paths, be exaggerated.A paths wherein is that the noise current of these two transistor drains is at the first N-type MOS transistor N as load stage
1source electrode form negative noise voltage; Another paths is that the noise current of these two transistor drains flows out from their source electrode, flow into the signal source internal resistance and with the equivalent input impedance of degenerative common-source stage, form positive noise voltage at signal input part, again after being with degenerative common-source stage and the second common-source stage oppositely to amplify for twice, with the second N-type, P type MOS transistor N
2, P
2the noise voltage stack that produces at output by article one path of thermal noise electric current.The noise voltage of this another Path generation is reverse at output, has therefore played the function of noise cancellation.Two transistor the second N-types, the P type MOS transistor N of mutual conductance are provided with degenerative common-source stage
2, P
2the thermal noise electric current produced the 4th resistance R of flowing through
4, the signal source equiva lent impedance of grid level parallel connection together.Therefore, produce synchronous noise voltage at signal input part and the output of the common-source stage of band feedback.The second N-type, P type MOS transistor N
2, P
2thermal noise be also to be superimposed upon the output of signal by two paths, reach the purpose of noise cancellation.The second N-type, P type MOS transistor N
2, P
2the noise voltage produced at signal output part, after common-source stage amplifies in the same way, appears at output with the form of noise voltage, simultaneously, and the second N-type, P type MOS transistor N
2, P
2the noise voltage that the output of the common-source stage fed back at band produces, after second level common-source stage amplifier oppositely amplifies, in low noise amplifier output and the process noise voltage stack that the grid level is amplified in the same way altogether, reaches the purpose of noise cancellation.Therefore, two above-mentioned path implements the function of noise cancellation of two-way.
Input V at low noise amplifier
in, signal is by the first capacitor C
1, the second capacitor C
2, the 3rd capacitor C
3be coupled to respectively the 2nd P type MOS transistor P
2source electrode, the first N-type MOS transistor N
1grid and the second N-type MOS transistor N
2source electrode.Be positioned at the first inductance L of signal input part
1with the second inductance L
2be used for the parasitic capacitance of resonance signal input, make the input impedance coupling of radiofrequency signal source impedance and low noise amplifier.The radiofrequency signal of input is after amplify in two paths, at signal output part V
outbe superimposed as the radiofrequency signal of single channel.First path is that radiofrequency signal is directly amplified in the same way by common grid level amplifier; Second path is that radiofrequency signal is oppositely amplified by common-source stage amplifier and the second level common-source stage amplifier of band feedback successively, and radiofrequency signal is after twice is oppositely amplified, identical in the radiofrequency signal phase place of output output with first path.Therefore, these two paths have produced active influence to the gain of low noise amplifier.In the preceding paragraph, the function of noise cancellation that analysis has obtained two path implements, therefore, the noise that system is introduced is controlled in very low level, realizes the function of low-noise factor.
In order to save the power consumption of low noise amplifier, low noise amplifier of the present utility model is by the second N-type MOS transistor N
2the 2nd P type MOS transistor P with common grid level
2share same bias current, the quiescent bias current of the first N-type MOS transistor and a P type MOS transistor is injected to the second N-type MOS transistor simultaneously, realize the function of current multiplexing.
The utility model has been introduced load stage source follower (i.e. the first N-type MOS transistor N
1) gain and the noise factor of low noise amplifier of the present utility model played to optimization function simultaneously.The radiofrequency signal of input is passed to signal output part through load stage source follower same-phase, with the input signal amplified in the same way through two other path, at output, superposes, and has higher gain.No matter the first N-type MOS transistor N
1still only do load as the load stage source follower and use, the first N-type MOS transistor N
1the noise voltage produced at output is fixing all the time, the first N-type MOS transistor N
1can provide higher gain as the load stage source follower, therefore, to the noise factor generation active influence of system.
The utlity model has the advantage of low-noise factor and low-power consumption below by simulation result explanation.
Adopt Cadence
?the Virtuoso simulation software carries out the emulation of low noise amplifier noise factor.
As shown in Figure 2, abscissa means the frequency of input radio frequency signal to simulation result, the Hz of unit, and ordinate means noise factor, the dB of unit.As can be seen from Figure 2, when low noise amplifier of the present utility model is operated near 1.3GHz, noise factor can reach 1.8dB.The bias current of this structure is only 1mA.The utlity model has the characteristics of low-noise factor and low-power consumption.
It is emphasized that; embodiment described in the utility model is illustrative; rather than determinate; therefore the utility model is not limited to the embodiment described in embodiment; every other execution modes that drawn according to the technical solution of the utility model by those skilled in the art, belong to the scope that the utility model is protected equally.
Claims (1)
1. a two-way noise cancellation type current multiplexing low noise amplifier, is characterized in that: comprise common grid level amplifier, be with degenerative common-source stage amplifier, second level common-source stage amplifier and load stage source follower; Wherein, grid level amplifier comprises the second N-type MOS transistor (N altogether
2), the 2nd P type MOS transistor (P
2), the first inductance (L
1), the second inductance (L
2), the first electric capacity (C
1), the 3rd electric capacity (C
3); Be with degenerative common-source stage amplifier to comprise the 3rd N-type MOS transistor (N
3), the 3rd P type MOS transistor (P
3), the 3rd resistance (R
3), the 4th resistance (R
4), the 4th electric capacity (C
4), the 5th electric capacity (C
5); Second level common-source stage amplifier comprises a P type MOS transistor (P
1), the second resistance (R
2), the 6th electric capacity (C
6); The load stage source follower comprises the first N-type MOS transistor (N
1), the first resistance (R
1), the second electric capacity (C
2);
Described the first electric capacity (C
1), the second electric capacity (C
2) and the 3rd electric capacity (C
3) top crown connect respectively radio-frequency (RF) signal input end (V
in); Described the first electric capacity (C
1) bottom crown respectively with the second inductance (L
2) negative terminal, the 2nd P type MOS transistor (P
2) source electrode connect; Described the second inductance (L
2) anode with power supply, be connected; Described the 2nd P type MOS transistor (P
2) grid connect the 3rd bias voltage (V
b3); The 2nd P type MOS transistor (P
2) drain electrode be signal output part (V
out), its respectively with a P type MOS transistor (P
1) drain electrode, the second N-type MOS transistor (N
2) drain electrode and the first N-type MOS transistor (N
1) source electrode be connected; Described the first N-type MOS transistor (N
1) drain electrode with supply voltage, be connected; The first N-type MOS transistor (N
1) grid respectively with the second electric capacity (C
2) bottom crown, the first resistance (R
1) anode connect, the first resistance (R
1) negative terminal connect the first bias voltage (V
b1); Described the second N-type MOS transistor (N
2) grid connect the second bias voltage (V
b2); The second N-type MOS transistor (N
2) source electrode respectively with the first inductance (L
1) anode, the 3rd electric capacity (C
3) bottom crown and the 4th electric capacity (C
4) top crown connect; The first inductance (L
1) negativing ending grounding; The 4th electric capacity (C
4) bottom crown respectively with the 5th electric capacity (C
5) bottom crown, the 3rd resistance (R
3) anode and the 3rd N-type MOS transistor (N
3) grid connect; Described the 3rd resistance (R
3) negative terminal connect the 4th bias voltage (V
b4); Described the 3rd N-type MOS transistor (N
3) source ground; The 3rd N-type MOS transistor (N
3) drain electrode respectively with the 3rd P type MOS transistor (P
3) drain electrode, the 4th resistance (R
4) negative terminal and the 6th electric capacity (C
6) bottom crown connect; Described the 3rd P type MOS transistor (P
3) source electrode connect power supply; The 3rd P type MOS transistor (P
3) grid respectively with the 4th resistance (R
4) anode, the 5th electric capacity (C
5) top crown connect; Described the 6th electric capacity (C
6) top crown respectively with the second resistance (R
2) negative terminal, a P type MOS transistor (P
1) grid connect; A described P type MOS transistor (P
1) source electrode with power supply, be connected; Described the second resistance (R
2) anode connection the 5th bias voltage (V
b5).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320460700 CN203368405U (en) | 2013-07-31 | 2013-07-31 | Two-way noise cancelling-type current multiplex low-noise amplifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201320460700 CN203368405U (en) | 2013-07-31 | 2013-07-31 | Two-way noise cancelling-type current multiplex low-noise amplifier |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203368405U true CN203368405U (en) | 2013-12-25 |
Family
ID=49816120
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201320460700 Withdrawn - After Issue CN203368405U (en) | 2013-07-31 | 2013-07-31 | Two-way noise cancelling-type current multiplex low-noise amplifier |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203368405U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103346741A (en) * | 2013-07-31 | 2013-10-09 | 东南大学 | Double-circuit noise canceling type current-reuse low noise amplifier |
| CN104539242A (en) * | 2014-04-21 | 2015-04-22 | 上海华虹宏力半导体制造有限公司 | Current multiplexing low noise amplifier |
| CN104967794A (en) * | 2015-07-28 | 2015-10-07 | 格科微电子（上海）有限公司 | Power supply noise canceling circuit suitable for CMOS image sensor |
| TWI643449B (en) * | 2018-04-27 | 2018-12-01 | 立積電子股份有限公司 | Amplifier |
| CN112803899A (en) * | 2020-12-28 | 2021-05-14 | 东南大学 | Low-noise amplifier adopting noise cancellation and having no on-chip inductor and single-to-double conversion |
-
2013
- 2013-07-31 CN CN 201320460700 patent/CN203368405U/en not_active Withdrawn - After Issue
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103346741A (en) * | 2013-07-31 | 2013-10-09 | 东南大学 | Double-circuit noise canceling type current-reuse low noise amplifier |
| CN103346741B (en) * | 2013-07-31 | 2015-12-02 | 东南大学 | A kind of two-way noise cancellation type current multiplexing low noise amplifier |
| CN104539242A (en) * | 2014-04-21 | 2015-04-22 | 上海华虹宏力半导体制造有限公司 | Current multiplexing low noise amplifier |
| CN104539242B (en) * | 2014-04-21 | 2019-01-04 | 上海华虹宏力半导体制造有限公司 | current multiplexing low-noise amplifier |
| CN104967794A (en) * | 2015-07-28 | 2015-10-07 | 格科微电子（上海）有限公司 | Power supply noise canceling circuit suitable for CMOS image sensor |
| CN104967794B (en) * | 2015-07-28 | 2023-09-19 | 格科微电子（上海）有限公司 | Power supply noise cancellation circuit suitable for CMOS image sensor |
| TWI643449B (en) * | 2018-04-27 | 2018-12-01 | 立積電子股份有限公司 | Amplifier |
| US10771023B2 (en) | 2018-04-27 | 2020-09-08 | Richwave Technology Corp. | Amplifier |
| CN112803899A (en) * | 2020-12-28 | 2021-05-14 | 东南大学 | Low-noise amplifier adopting noise cancellation and having no on-chip inductor and single-to-double conversion |
| CN112803899B (en) * | 2020-12-28 | 2023-10-03 | 东南大学 | Noise-cancellation-based on-chip inductance-free single-to-double low-noise amplifier |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103346741B (en) | A kind of two-way noise cancellation type current multiplexing low noise amplifier | |
| CN102820857B (en) | Transimpedance amplifier with broad band and high gain | |
| CN103117711B (en) | Monolithic integrated radio frequency high-gain low-noise amplifier | |
| CN203368405U (en) | Two-way noise cancelling-type current multiplex low-noise amplifier | |
| CN102969984A (en) | Low noise amplifier for current reuse and noise cancellation | |
| CN106452377B (en) | A kind of radio-frequency power amplifier of adaptive equalization | |
| CN104539242B (en) | current multiplexing low-noise amplifier | |
| US8482351B2 (en) | Power amplifier and method for amplifying signal based on power amplifier | |
| CN103762947B (en) | A kind of low noise trsanscondutance amplifier of cross-couplings input | |
| CN106571780A (en) | Adaptive biasing radio frequency power amplifier | |
| CN103117712B (en) | Complementary metal-oxide-semiconductor (CMOS) high gain broad band low noise amplifier | |
| CN105281682B (en) | The two-way noise reduction low-noise amplifier of low-power consumption | |
| CN102394572B (en) | High-linearity low noise amplifier and design method thereof | |
| CN106301237A (en) | Low-power consumption three frequency band low-noise amplifier | |
| CN103219952B (en) | A kind of wideband low noise amplifier adopting noise cancellation technique | |
| CN207869070U (en) | Active biased darlington structure amplifier | |
| CN203734624U (en) | High-performance microstrip multistage low-noise amplifier | |
| CN106026928B (en) | A kind of low-voltage singly balanced current multiplexing passive frequency mixer | |
| CN106953612A (en) | A kind of plus and blowup circuit based on methods of parasitic feedback technology for eliminating | |
| CN102324896A (en) | Low-noise broadband amplifier with linearity compensation | |
| CN102570985B (en) | Power amplifying circuit for powerline multicarrier communication systems | |
| CN106559042A (en) | The low-noise amplifier being applied under low-voltage | |
| CN206349975U (en) | A kind of high-gain low-noise amplifier of low-power consumption | |
| CN203104364U (en) | Low-noise amplifying circuit and low-noise amplifier with low-noise amplifying circuit | |
| CN105207633A (en) | Power amplifier |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20131225 Effective date of abandoning: 20151202 |
|
| C25 | Abandonment of patent right or utility model to avoid double patenting |