CN202384316U - 改良的晶体封装结构 - Google Patents

改良的晶体封装结构 Download PDF

Info

Publication number
CN202384316U
CN202384316U CN2011204866607U CN201120486660U CN202384316U CN 202384316 U CN202384316 U CN 202384316U CN 2011204866607 U CN2011204866607 U CN 2011204866607U CN 201120486660 U CN201120486660 U CN 201120486660U CN 202384316 U CN202384316 U CN 202384316U
Authority
CN
China
Prior art keywords
wafer
adhesive body
crystal package
utility
model
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2011204866607U
Other languages
English (en)
Inventor
彭兰兰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN2011204866607U priority Critical patent/CN202384316U/zh
Application granted granted Critical
Publication of CN202384316U publication Critical patent/CN202384316U/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18165—Exposing the passive side of the semiconductor or solid-state body of a wire bonded chip

Landscapes

  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Abstract

本实用新型公开了一种改良的晶体封装结构，包括晶片，多个接脚和包覆在晶片四周的封胶体，所述的封胶体裸露出晶片的上表面；所述的接脚通过黏着材料固定于晶片的下表面两端，所述的接脚由一平面部和一曲弧部构成，所述的导线电性连接晶片的下表面与平面部的下表面；所述的曲弧部的下端裸露出封胶体外。本实用新型结构简单，有利于制造上的方便及节省制造成本，具有广阔的市场前景。

Description

改良的晶体封装结构
技术领域
本实用新型涉及封装技术领域，尤其是一种改良的晶体封装结构。
背景技术
一般集成电路的晶片较为脆弱，因此其外部必须进行适当的封装才能确保在使用时不易受外力的污染或破坏，而且必须将该晶片的电性适度低导接于一电路板或一导线架上，才能有效地使的电性透过该电路板或导线架传导给外部使用。
现有的改善晶片封装机构的常用的结构，仅是改变在于导线接脚的块状接脚下表面，并无法使封装结构缩小体积及无法有效散热且节省物料，也无法具有良好和稳定的电性导通。
因此，现有技术有待于改进和提高。
发明内容
本实用新型的目的在解决上述现有技术中存在的上述问题，提供一种可达到缩小晶体体积并易于散热且节省封胶体物料，以及具有良好且稳定的电性导通的改良的晶体封装结构。
为达到上述目的，本实用新型所采用的技术方案是：一种改良的晶体封装结构，包括晶片，多个接脚和包覆在晶片四周的封胶体，所述的封胶体裸露出晶片的上表面；所述的接脚通过黏着材料固定于晶片的下表面两端，所述的接脚由一平面部和一曲弧部构成，所述的导线电性连接晶片的下表面与平面部的下表面；所述的曲弧部的下端裸露出封胶体外。
与现有技术相比，本实用新型的有益效果是：由于采用上述结构，将晶片、接脚及导线包覆于封胶体内，接脚的外端和接脚下表面露出封胶体外，可以避免溢锡而达到较易聚锡且节省封胶体物料及便于目视定位与重工的目的，本实用新型将晶片电性连接于电路板上后，可达到缩小晶体体积并易于散热且节省封胶体无聊，以及具有良好且稳定的电性导通的功效。本实用新型结构简单，有利于制造上的方便及节省制造成本，具有广阔的市场前景。
附图说明
附图1为本实用新型改良的晶体封装结构的结构示意图。
图中各标号分别是：（1）晶片，（2）封胶体，（3）接脚，（4）平面部，（5）曲弧部，（6）导线。
具体实施方式
下面结合附图对本实用新型作进一步的详细说明：
参看图1，本实用新型一种改良的晶体封装结构，包括晶片1，多个接脚3和包覆在晶片1四周的封胶体2，所述的封胶体2裸露出晶片1的上表面；所述的接脚3通过黏着材料固定于晶片1的下表面两端，所述的接脚3由一平面部4和一曲弧部5构成，所述的导线6电性连接晶片1的下表面与平面部4的下表面；所述的曲弧部5的下端裸露出封胶体2外。
以上所述，仅是本实用新型的较佳实施例而已，并非对本实用新型作任何形式上的限制，任何熟悉本专业的技术人员可能利用上述揭示的技术内容加以变更或修饰为等同变化的等效实施例，但是凡未脱离本实用新型技术方案内容，依据本实用新型的技术实质对以上实施例所作的任何简单修改、等同变化与修饰，均仍属于本实用新型技术方案的范围内。

Claims (1)

1.一种改良的晶体封装结构，包括晶片，多个接脚和包覆在晶片四周的封胶体，其特征在于：所述的封胶体裸露出晶片的上表面；所述的接脚通过黏着材料固定于晶片的下表面两端，所述的接脚由一平面部和一曲弧部构成，所述的导线电性连接晶片的下表面与平面部的下表面；所述的曲弧部的下端裸露出封胶体外。
CN2011204866607U 2011-11-30 2011-11-30 改良的晶体封装结构 Expired - Fee Related CN202384316U (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011204866607U CN202384316U (zh) 2011-11-30 2011-11-30 改良的晶体封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011204866607U CN202384316U (zh) 2011-11-30 2011-11-30 改良的晶体封装结构

Publications (1)

Publication Number Publication Date
CN202384316U true CN202384316U (zh) 2012-08-15

Family

ID=46632799

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011204866607U Expired - Fee Related CN202384316U (zh) 2011-11-30 2011-11-30 改良的晶体封装结构

Country Status (1)

Country Link
CN (1) CN202384316U (zh)

Similar Documents

Publication Publication Date Title
CN202384316U (zh) 改良的晶体封装结构
CN202384315U (zh) 晶体封装结构
CN202384325U (zh) 一种晶体封装结构
CN202363447U (zh) 新型晶体封装结构
CN203085518U (zh) 一种引线框架
CN202384327U (zh) 小体积芯片封装结构
CN202839596U (zh) 半导体元件
CN203573987U (zh) 一种贴片式二极管
CN203553212U (zh) 一种可组合的晶片直接封装cob支架
CN104124320B (zh) 发光二极管
CN202487575U (zh) 一种复合二极管结构
CN206789536U (zh) 大功率超薄整流芯片
CN203617275U (zh) 大功率器件用的引线框架
CN202758749U (zh) 一种金属化薄膜电容器
CN201780996U (zh) Led的封装结构
CN201466961U (zh) 一种整流器
CN202259441U (zh) 一种新型led芯片
CN202352651U (zh) 一种ssd的封装结构
CN201780989U (zh) 一种发光二极管
CN202352658U (zh) 一种新的半导体封装引线框架
CN203553131U (zh) 一种外型具有引线的扁平集成电路封装结构
CN201918424U (zh) 一种改进的发光二极管支架及其封装结构
CN202473895U (zh) 具有散热效率好的芯片封装结构
CN212182316U (zh) 一种无载体的半导体叠层封装结构
CN206274521U (zh) 一种方便安装的led封装壳

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120815

Termination date: 20121130