CN201681931U - Chip reverse arrangement and passive device encapsulation structure - Google Patents

Chip reverse arrangement and passive device encapsulation structure Download PDF

Info

Publication number
CN201681931U
CN201681931U CN 201020177749 CN201020177749U CN201681931U CN 201681931 U CN201681931 U CN 201681931U CN 201020177749 CN201020177749 CN 201020177749 CN 201020177749 U CN201020177749 U CN 201020177749U CN 201681931 U CN201681931 U CN 201681931U
Authority
CN
China
Prior art keywords
metal
chip
passive device
metal leg
leg
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN 201020177749
Other languages
Chinese (zh)
Inventor
王新潮
梁志忠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JCET Group Co Ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CN 201020177749 priority Critical patent/CN201681931U/en
Application granted granted Critical
Publication of CN201681931U publication Critical patent/CN201681931U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

The utility model relates to a chip reverse arrangement and passive device encapsulation structure, which comprises a plurality of metal pins (1), wherein a first metal layer (3) and a second metal layer (4) are respectively arranged on the front side and the back side of each metal pin (1), the front side of each metal pin (1) is provided with a chip (6) and a passive device (8) through metal adhesion substances (5), filling material plastic encapsulation materials (7) are covered and encapsulated outside the upper parts of the metal pins (1) and the outer sides of the chips (6) and the passive devices (8), filling-material-free plastic encapsulation material (2) are embedded and arranged on the outer peripheries of the metal pins (1) and in regions between the metal pins (1) and the metal pins (1), the lower parts of the metal pins (1) are connected into a whole body through the filling-material-free plastic encapsulation material (2), in addition, the dimension of the back side of a metal pin (4) is smaller than the dimension of the front side of the metal pin (4), and the structure of the metal pin (4) with the larger upper side and the smaller lower side is formed. The utility model has the advantages that the encapsulation cost can be reduced, the selectable product types are wide, the stability of the chip reverse arrangement quality and the product reliability is good, and the bonding capability of the plastic encapsulation body and the metal pins is strong.

Description

Flip-chip and passive device encapsulating structure
(1) technical field
The utility model relates to a kind of flip-chip and passive device encapsulating structure.Belong to the semiconductor packaging field.
(2) background technology
Traditional flip-chip and passive device encapsulating structure mainly contain two kinds:
First kind:
After chemical etching and surface electrical coating are carried out in the front of employing metal substrate, stick the resistant to elevated temperatures glued membrane of one deck at the back side of metal substrate and form the leadframe carrier (as shown in Figure 2) that to carry out encapsulation process.
Second kind:
After chemical etching and surface electrical coating are carried out in the front of employing metal substrate, promptly finish the making (as shown in Figure 3) of lead frame.Back etched is then carried out at the back side of lead frame again in encapsulation process.
And the not enough point of two kinds of above-mentioned lead frames below in encapsulation process, having existed:
First kind:
1) but the lead frame of this kind must stick the glued membrane of one deck costliness high temperature resistance because of the back side.So directly increased high cost.
2) but also because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, so the load technology in encapsulation process can only be used conduction or nonconducting resin technology, and the technology that can not adopt eutectic technology and slicken solder is fully carried out load, so selectable product category just has bigger limitation.
3) but again because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, and in the flip-chip bonding technology in encapsulation process, because but the glued membrane of this high temperature resistance is a soft materials, so caused the instability of flip-chip bonding parameter, seriously influenced the stability of flip-chip quality and production reliability.
4) but again because the glued membrane of one deck high temperature resistance must be sticked in the back side of the lead frame of this kind, and the plastic package process process in encapsulation process, because the high pressure of plastic packaging relation is easy to cause between lead frame and the glued membrane and infiltrates plastic packaging material, be that the kenel of conduction has become insulation pin (as shown in Figure 4) on the contrary because of having infiltrated plastic packaging material and will formerly should belong to metal leg.
Second kind:
The lead frame structure of this kind has carried out etching partially technology in the metal substrate front, though can solve the problem of first kind of lead frame, but because only carried out the work that etches partially in the metal substrate front, and plastic packaging material only envelopes the height of half pin in the plastic packaging process, so the constraint ability of plastic-sealed body and metal leg has just diminished, when if the plastic-sealed body paster is not fine to pcb board, does over again again and heavily paste, with regard to the problem (as shown in Figure 5) that is easy to generate pin.
Especially the kind of plastic packaging material is to adopt when filler is arranged, because material is at the environment and the follow-up surface-pasted stress changing relation of production process, can cause metal and plastic packaging material to produce the crack of vertical-type, its characteristic is the high more then hard more crisp more crack that is easy to generate more of proportion of filler.
(3) summary of the invention
The purpose of this utility model is to overcome above-mentioned deficiency, provides a kind of and reduces that packaging cost, selectable product category are wide, the big flip-chip and the passive device encapsulating structure of constraint ability of good stability, plastic-sealed body and the metal leg of flip-chip quality and production reliability.
The purpose of this utility model is achieved in that a kind of flip-chip and passive device encapsulating structure, comprise the number of metal pin, front and back at described metal leg is respectively arranged with the first metal layer and second metal level, be provided with chip and passive device in the metal leg front by the metal bonding material, outside the top of described metal leg and chip and passive device, be encapsulated with the filler plastic packaging material, no filler plastic packaging material is set in zone between described metal leg periphery and metal leg and metal leg, described no filler plastic packaging material links into an integrated entity the bottom of metal leg, and make described metal leg back side size less than the positive size of metal leg, form up big and down small metal leg structure.
The beneficial effects of the utility model are:
1) but the glued membrane of one deck costliness high temperature resistance need not sticked in the back side of the lead frame of this kind.So directly reduced high cost.
2) but because the glued membrane of one deck high temperature resistance need not sticked in the back side of the lead frame of this kind yet, so the load technology in encapsulation process is except using conduction or nonconducting resin technology, can also adopt the technology of eutectic technology and slicken solder to carry out load, so selectable product category is just wide.
3) but again because the glued membrane of one deck high temperature resistance need not sticked in the back side of the lead frame of this kind, guaranteed the stability of flip-chip bonding parameter, guaranteed the stability of flip-chip quality and production reliability.
4) but again because the lead frame of this kind need not stick the glued membrane of one deck high temperature resistance, and the plastic package process process in encapsulation process can not cause between lead frame and the glued membrane fully and infiltrate plastic packaging material.
5) because the zone between described metal leg and metal leg is equipped with packless soft gap filler, this packless soft gap filler has the filler plastic packaging material to envelope the height of whole metal leg with the routine in the plastic packaging process, so the constraint ability of plastic-sealed body and metal leg just becomes big, do not have the problem that produces pin again.
(4) description of drawings
Fig. 1 is the utility model flip-chip and passive device encapsulating structure schematic diagram.
Fig. 2 was for sticked the resistant to elevated temperatures glued membrane figure of one deck operation in the past at the back side of metal substrate.
Fig. 3 was for to adopt the front of metal substrate to carry out chemical etching and surface electrical coating flow diagram in the past.
Fig. 4 was for formed insulation pin schematic diagram in the past.
Fig. 5 pin figure for what formed in the past.
Reference numeral among the figure:
Metal leg 1, no filler plastic packaging material 2, the first metal layer 3, second metal level 4, metal bonding material 5, chip 6, filler plastic packaging material 7, passive device 8 are arranged.
(5) embodiment
Fig. 1 is the utility model flip-chip and passive device encapsulating structure schematic diagram.As seen from Figure 1, the utility model flip-chip and passive device encapsulating structure, comprise number of metal pin 1, front and back at described metal leg 1 is respectively arranged with the first metal layer 3 and second metal level 4, be provided with chip 6 and passive device 8 in metal leg 1 front by metal bonding material 5, outside the top of described metal leg 1 and chip 6 and passive device 8, be encapsulated with filler plastic packaging material 7, no filler plastic packaging material 2 is set in zone between described metal leg 1 periphery and metal leg 1 and metal leg 1, described no filler plastic packaging material 2 links into an integrated entity the bottom of metal leg 1, and make described metal leg 4 back side sizes less than metal leg 4 positive sizes, form up big and down small metal leg 4 structures.Described metal bonding material 5 can adopt tin metal, golden metal, nickel gold metal or titanium nickel gold metal.

Claims (1)

1. flip-chip and passive device encapsulating structure, comprise number of metal pin (1), front and back at described metal leg (1) is respectively arranged with the first metal layer (3) and second metal level (4), be provided with chip (6) and passive device (8) in metal leg (1) front by metal bonding material (5), outside the top of described metal leg (1) and chip (6) and passive device (8), be encapsulated with filler plastic packaging material (7), it is characterized in that: no filler plastic packaging material (2) is set in the zone between described metal leg (1) periphery and metal leg (1) and metal leg (1), described no filler plastic packaging material (2) links into an integrated entity the bottom of metal leg (1), and make described metal leg (4) back side size less than the positive size of metal leg (4), form up big and down small metal leg (4) structure.
CN 201020177749 2010-04-26 2010-04-26 Chip reverse arrangement and passive device encapsulation structure Expired - Lifetime CN201681931U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201020177749 CN201681931U (en) 2010-04-26 2010-04-26 Chip reverse arrangement and passive device encapsulation structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201020177749 CN201681931U (en) 2010-04-26 2010-04-26 Chip reverse arrangement and passive device encapsulation structure

Publications (1)

Publication Number Publication Date
CN201681931U true CN201681931U (en) 2010-12-22

Family

ID=43346967

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201020177749 Expired - Lifetime CN201681931U (en) 2010-04-26 2010-04-26 Chip reverse arrangement and passive device encapsulation structure

Country Status (1)

Country Link
CN (1) CN201681931U (en)

Similar Documents

Publication Publication Date Title
CN201681932U (en) Encapsulation structure of multi-chip inversion and passive device
CN201681903U (en) Encapsulation structure of base-island exposed and sinking base-island exposed passive device
CN201681873U (en) Multiple base island exposing type single-ring pin packaging structure
CN201681877U (en) Sinking base island exposed encapsulation structure
CN201681868U (en) Chip inversion encapsulating structure
CN201681931U (en) Chip reverse arrangement and passive device encapsulation structure
CN201681869U (en) Multi-chip flipping and packaging structure
CN201681857U (en) Multi-salient-point base-island exposed single-circle pin packaging structure
CN201681913U (en) Sinking pad exposed type and multi-bump pad exposed type single ring pin package structure
CN201681908U (en) Insular base exposure and multi-convex-point insular base exposure type multi-circle lead foot passive device packaging structure
CN201752003U (en) Lead frame structure for flip chip
CN201681924U (en) Exposing type passive-component packaging structure of base island
CN201681875U (en) Multi-base-island exposed type passive device encapsulation structure with multiple circles of pins
CN201820751U (en) Passive device capsulation structure of single-ring pin with multiple exposed base islands
CN201681855U (en) Encapsulation structure of exposed passive device with multiple salient-point base islands
CN201681848U (en) Sunken-substrate-exposed packaging structure for passive components
CN201681871U (en) Single-base-island exposed type multiple-circle pin packaging structure
CN201681856U (en) Multi-salient point single base island exposed type multi-circle pin passive device encapsulating structure
CN201681918U (en) Packaging structure for passive device with multi-salient point exposed bases and embedded bases
CN201681898U (en) Base island and sunken base island exposing type encapsulating structure
CN201681876U (en) Packaging structure with exposed multiple-salient point bases
CN201681900U (en) Exposing type and embedded type base-island packaging structure
CN201681899U (en) Island exposing and embedding and base-island passive device encapsulating structure
CN201681904U (en) Base island exposed type and embedded type base island multi-circle pin passive device encapsulating structure
CN201681921U (en) Multi-bump single base island exposure type multi-circle pin encapsulation structure

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20101222

CX01 Expiry of patent term