CN1937075A - 数据传送操作完成检测电路和包含其的半导体存储器件 - Google Patents
数据传送操作完成检测电路和包含其的半导体存储器件 Download PDFInfo
- Publication number
- CN1937075A CN1937075A CN200610138955.9A CN200610138955A CN1937075A CN 1937075 A CN1937075 A CN 1937075A CN 200610138955 A CN200610138955 A CN 200610138955A CN 1937075 A CN1937075 A CN 1937075A
- Authority
- CN
- China
- Prior art keywords
- counter
- data transfer
- transfer operation
- circuit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4072—Circuits for initialization, powering up or down, clearing memory or presetting
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1018—Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
- G11C7/1027—Static column decode serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled bit line addresses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005272975 | 2005-09-20 | ||
JP2005272975A JP4757582B2 (ja) | 2005-09-20 | 2005-09-20 | データ転送動作終了検知回路及びこれを備える半導体記憶装置 |
JP2005-272975 | 2005-09-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1937075A true CN1937075A (zh) | 2007-03-28 |
CN1937075B CN1937075B (zh) | 2012-07-18 |
Family
ID=37949443
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200610138955.9A Expired - Fee Related CN1937075B (zh) | 2005-09-20 | 2006-09-20 | 数据传送操作完成检测电路和包含其的半导体存储器件 |
Country Status (3)
Country | Link |
---|---|
US (3) | US8713247B2 (zh) |
JP (1) | JP4757582B2 (zh) |
CN (1) | CN1937075B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8781294B2 (en) * | 2012-11-30 | 2014-07-15 | Seagate Technology Llc | Media content caching |
US9229520B2 (en) | 2012-11-30 | 2016-01-05 | Seagate Technology Llc | Managing gateway access |
KR20160028680A (ko) * | 2014-09-04 | 2016-03-14 | 삼성전자주식회사 | 데이터 저장 장치와 이의 작동 방법 |
KR102671077B1 (ko) * | 2018-11-15 | 2024-06-03 | 에스케이하이닉스 주식회사 | 반도체장치 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5255446A (en) * | 1975-10-31 | 1977-05-06 | Toshiba Corp | Information transfer control system |
JPS5399718A (en) | 1977-02-10 | 1978-08-31 | Nec Corp | Signal state detector circuit |
JPS62137791A (ja) * | 1985-12-10 | 1987-06-20 | Fujitsu Ltd | タイミング信号チェック方式 |
JPH0230395Y2 (zh) | 1986-02-20 | 1990-08-15 | ||
US4771440A (en) | 1986-12-03 | 1988-09-13 | Cray Research, Inc. | Data modulation interface |
JPH05265701A (ja) | 1992-03-17 | 1993-10-15 | Japan Radio Co Ltd | Fifoメモリ |
JP3154585B2 (ja) * | 1993-03-29 | 2001-04-09 | 富士写真フイルム株式会社 | プリンタ用ラインメモリ制御装置 |
JP3272914B2 (ja) | 1995-08-31 | 2002-04-08 | 富士通株式会社 | 同期型半導体装置 |
JP3843145B2 (ja) * | 1995-12-25 | 2006-11-08 | 株式会社ルネサステクノロジ | 同期型半導体記憶装置 |
JP3759645B2 (ja) | 1995-12-25 | 2006-03-29 | 三菱電機株式会社 | 同期型半導体記憶装置 |
JP4014669B2 (ja) | 1996-04-22 | 2007-11-28 | 株式会社ルネサステクノロジ | 同期型半導体記憶装置 |
JP3094956B2 (ja) * | 1997-06-26 | 2000-10-03 | 日本電気株式会社 | 半導体記憶装置 |
JP4554016B2 (ja) * | 2000-01-20 | 2010-09-29 | 富士通株式会社 | バス使用効率を高めた集積回路装置のバス制御方式 |
US6563346B2 (en) * | 2000-12-13 | 2003-05-13 | International Business Machines Corporation | Phase independent frequency comparator |
JP4592944B2 (ja) * | 2000-12-19 | 2010-12-08 | Necエンジニアリング株式会社 | Cpuインターフェース回路 |
JP2002334054A (ja) * | 2001-05-10 | 2002-11-22 | Konica Corp | データ転送装置及び画像処理システム |
KR100625296B1 (ko) * | 2004-12-30 | 2006-09-19 | 주식회사 하이닉스반도체 | 고주파수 동작을 위한 동기식 반도체 장치의 레이턴시제어장치 및 그 제어방법 |
US7715272B2 (en) * | 2008-05-22 | 2010-05-11 | Elpida Memory, Inc. | Semiconductor device having latency counter |
-
2005
- 2005-09-20 JP JP2005272975A patent/JP4757582B2/ja not_active Expired - Fee Related
-
2006
- 2006-09-18 US US11/522,424 patent/US8713247B2/en active Active
- 2006-09-20 CN CN200610138955.9A patent/CN1937075B/zh not_active Expired - Fee Related
-
2013
- 2013-03-13 US US13/800,136 patent/US8751694B2/en active Active
-
2014
- 2014-05-16 US US14/279,389 patent/US8996738B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20130205157A1 (en) | 2013-08-08 |
JP2007087467A (ja) | 2007-04-05 |
US8713247B2 (en) | 2014-04-29 |
CN1937075B (zh) | 2012-07-18 |
US8751694B2 (en) | 2014-06-10 |
US20140250316A1 (en) | 2014-09-04 |
US8996738B2 (en) | 2015-03-31 |
JP4757582B2 (ja) | 2011-08-24 |
US20070088902A1 (en) | 2007-04-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070070731A1 (en) | Delay locked operation in semiconductor memory device | |
US10665286B2 (en) | Pseudo static random access memory and control method thereof | |
CN100376006C (zh) | 具有数据选通脉冲电路的半导体内存装置 | |
US20200202920A1 (en) | Protocol For Refresh Between A Memory Controller And A Memory Device | |
CN103246621B (zh) | 电子装置、动态随机存取器的控制器以及动态随机存取器 | |
CN100369156C (zh) | 半导体存储器及其控制方法 | |
US5617551A (en) | Controller for refreshing a PSRAM using individual automatic refresh cycles | |
US20150194196A1 (en) | Memory system with high performance and high power efficiency and control method of the same | |
US6253259B1 (en) | System for controlling operation of an external storage utilizing reduced number of status signals for determining ready or busy state based on status signal level | |
US7733129B2 (en) | Method and circuit for generating memory clock signal | |
US20170133078A1 (en) | Memory capable of entering/exiting power down state during self-refresh period and associated memory controller and memory system | |
US6545941B2 (en) | Clock synchronous circuit | |
US20070038795A1 (en) | Asynchronous bus interface and processing method thereof | |
CN1937075B (zh) | 数据传送操作完成检测电路和包含其的半导体存储器件 | |
US7895457B2 (en) | Memory card with power saving | |
US7746724B2 (en) | Asynchronous data transmission | |
US9747246B2 (en) | Electronic device for communicating between a microcontroller unit (MCU) and a host processor and related methods | |
CN104064213A (zh) | 存储器存取方法、存储器存取控制方法及存储器控制器 | |
CN102751966B (zh) | 延迟电路和存储器的潜伏时间控制电路及其信号延迟方法 | |
CN110265075B (zh) | 一种内存接口的控制方法和系统 | |
CN103577110A (zh) | 片上系统及片上系统的读写方法 | |
KR20050086525A (ko) | 정보 기억 장치, 정보 기억 방법 및 정보 기억 프로그램 | |
CN101609439A (zh) | 具有分时总线的电子系统与共用电子系统的总线的方法 | |
WO2004036430A1 (ja) | 動作周波数可変の情報処理装置 | |
US10108374B2 (en) | Memory controller for performing write transaction with stall when write buffer is full and abort when transaction spans page boundary |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: PS4 LASCO CO., LTD. Free format text: FORMER OWNER: NIHITATSU MEMORY CO., LTD. Effective date: 20130828 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20130828 Address after: Luxemburg Luxemburg Patentee after: ELPIDA MEMORY INC. Address before: Tokyo, Japan Patentee before: Nihitatsu Memory Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120718 Termination date: 20150920 |
|
EXPY | Termination of patent right or utility model |