CN1783055A - Automatic designing method for ICT test conversion PCB - Google Patents
Automatic designing method for ICT test conversion PCB Download PDFInfo
- Publication number
- CN1783055A CN1783055A CN 200410096088 CN200410096088A CN1783055A CN 1783055 A CN1783055 A CN 1783055A CN 200410096088 CN200410096088 CN 200410096088 CN 200410096088 A CN200410096088 A CN 200410096088A CN 1783055 A CN1783055 A CN 1783055A
- Authority
- CN
- China
- Prior art keywords
- pcb
- file
- circuit board
- printed circuit
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The present invention relates to automatic design method of ICT test conversion PCB. The method includes: obtaining the connection corresponding relation between the measured PCB test points and the ICT test pin bed and creating the netlist file required for PCB design based on the connection corresponding relation; and subsequent creating the PCB design file with the netlist and PCB converting layout design. The present invention designs conversion PCB for ICT test in automatic mode, and thus has greatly raised conversion PCB design efficiency and high accuracy.
Description
Technical field
The present invention relates to PCB (printed circuit board (PCB)) design field, relate in particular to the automatic design method of a kind of ICT (on-line testing) test conversion PCB.
Background technology
The ICT test is a kind of inspection method at PCB of widespread use.Be used for the electrical property that is formed on the online components and parts on the PCB and be electrically connected testing, by ICT test can check PCB whether exist manufacture defective and components and parts whether reliable, described ICT test is main checks the opening of online single components and parts and each circuit network, short-circuit conditions, that is to say that the ICT test is a kind of standard testing at the PCB product.
PCB to be tested need be connected in by coupling arrangement on the ICT proving installation when carrying out the PCB test, described ICT proving installation is a kind of product of the PCB of being specifically designed to test.The pith that is connected between the test needle-bar that described connection dress is PCB to be measured with the ICT proving installation provides, the structure of currently used coupling arrangement is varied.Wherein, a kind of fairly simple coupling arrangement is arranged, promptly adopt conversion PCB as the coupling arrangement between tested PCB and ICT proving installation, cabling by this PCB inside between the metal pad of conversion PCB upper and lower surface interconnects, thereby improved the serviceable life of coupling arrangement (being conversion PCB), guaranteed the reliability that connects again.
Described conversion PCB is that the structure of the test needle-bar that provides according to the ICT proving installation and the test point positional information on the PCB to be tested design.The method for designing that adopts at present at this conversion PCB is manually to utilize the PCB design software to carry out the specific design of conversion PCB.The shortcoming of this design is manually to design each piece conversion PCB, makes design efficiency low; And it is too much manually to participate in link in the conversion PCB design process, causes error rate higher.
Summary of the invention
In view of above-mentioned existing in prior technology problem, the purpose of this invention is to provide a kind of automatic design method of ICT test conversion PCB, thereby significantly improved the conversion PCB design efficiency, and design result is accurate.
The objective of the invention is to be achieved through the following technical solutions:
The invention provides a kind of automatic design method of ICT test conversion PCB, comprising:
A, generate according to the test point on the printed-wiring board (PWB) printed circuit board (PCB) to be tested and the connection corresponding relation between the on-line testing needle-bar and package file and to carry out the needed net meter file of PCB design;
B, call described net meter file and create the PCB design file, and change the topological design of printed circuit board (PCB).
Test point on the described printed-wiring board (PWB) printed circuit board (PCB) to be tested and the connection corresponding relation between the on-line testing needle-bar can obtain by following steps::
C1, obtain the test point on the printed circuit board (PCB) to be tested and the positional information file of on-line testing needle-bar;
C2, obtain test point on the printed circuit board (PCB) to be tested and the annexation between the on-line testing needle-bar according to described positional information file.
Described positional information file is: the file that the PCB design instrument can be discerned.
Described step C1 comprises:
C11, in the PCB design file of tested printed circuit board (PCB), extract positional information, the network name information of test point, and generate corresponding test point positional information file;
C12, generate the positional information file of online testing needle bed, and preserve the positional information file of described on-line testing needle-bar according to position, the name information of pin in the on-line testing needle-bar.
Among the present invention, the content that the described net meter file of steps A is described comprises:
Annexation and annexation title between device package name, device name, device pin.
Described on-line testing also comprises with the automatic design method of conversion printed circuit board (PCB):
In the positional information file of the test point positional information file of printed circuit board (PCB) to be tested and on-line testing needle-bar, extract the coordinate information of pin on test point and the test needle-bar, and generate the topology file that includes the coordinate information of pin on described test point and the test needle-bar that the PCB design instrument can be discerned;
And described step B comprises:
Utilize described net meter file and described topology file to create the PCB design file, and change the topological design of printed circuit board (PCB).
The content that described package file comprises comprises:
Packaging title, specification information.
The present invention also provides the automatic design method of a kind of on-line testing with the conversion printed circuit board (PCB), comprising:
D, obtain the descriptor of on-line testing needle-bar, and generate according to described descriptor and corresponding package file and to change the needed part net meter file of PCB design;
E, utilize described part net meter file to create corresponding PCB design file, and carry out the topological design of part conversion printed circuit board (PCB), preserve the topological design result of described part conversion printed circuit board (PCB);
F, when carrying out based on the on-line testing of identical online testing device with the conversion PCB design, descriptor and corresponding package file according to test point on the printed circuit board (PCB) to be tested generate corresponding net meter file, and call the topological design result of the part conversion printed circuit board (PCB) of preservation;
G, the corresponding net meter file of described test point imported among the topological design result of described part conversion printed circuit board (PCB) and obtain new PCB design file, and change the topological design of printed circuit board (PCB).
The descriptor of described on-line testing needle-bar comprises:
Coordinate position, title, the test needle-bar of pin are installed on mounting hole and the conversion printed circuit board (PCB) mould size on the conversion printed circuit board (PCB) on the test needle-bar;
The descriptor of described test point comprises:
The network name information of test point reaches the annexation with described on-line testing needle-bar pin.
Step e is described to be utilized described part net meter file to create corresponding PCB design file to comprise:
Obtain the co-ordinate position information of on-line testing needle-bar pin, and generate the topology file that printed circuit board (PCB) software can be discerned;
Utilize described part net meter file and described topology file to create corresponding PCB design file;
Described step G comprises:
Obtain the coordinate information of test point, and generate the topology file that printed circuit board (PCB) software can be discerned;
The net meter file of described test point correspondence and topology file are imported among the topological design result of described part conversion printed circuit board (PCB) and obtain new PCB design file, and change the topological design of printed circuit board (PCB).
As seen from the above technical solution provided by the invention, the present invention is owing to adopt the mode of robotization to design the conversion PCB of using in the ICT test, part positional information file of using in the conversion PCB design process simultaneously or corresponding PCB design document can also be repeated to use, thereby have improved the efficient of conversion PCB design greatly.And among the present invention, because the link of manually participating in the whole conversion PCB design process is less, the conversion PCB design accuracy of assurance is higher.
Description of drawings
Fig. 1 is for using the structural representation of conversion PCB as the ICT test macro of coupling arrangement;
Fig. 2 is the process flow diagram of method of the present invention.
Embodiment
Core concept of the present invention is to carry out the design of conversion PCB according to the positional information of the test point of the PCB to be tested that can obtain and test automatically with the positional information of the test needle-bar on the ICT proving installation, thereby improve the efficient of conversion PCB design, and effectively reduce the error rate in the conversion PCB design process.
The main process of the automatic design method of ICT test conversion PCB of the present invention comprises:
1, connection corresponding relation file and the package file according to the upper and lower layer testing needle that obtains generates inlet file---the net meter file that software generates the PCB design by the net table;
2, newly-built PCB file (being the topological design file of conversion PCB) in the PCB design tool imports the net meter file that is generated; If preserve template about the PCB design of ICT test needle-bar, then the net meter file of process 1 is imported the template of the positional information file of the ICT test needle-bar of preserving, finish the layout of mounting hole and the encapsulation that links to each other with the lower floor testing needle etc.;
3, generate the topology file of the encapsulation that links to each other with upper and lower layer testing needle according to the positional information file of the test point positional information file of PCB to be tested and ICT test needle-bar;
4, import the topology file of the encapsulation that described and upper and lower layer testing needle link to each other, finish the layout of the encapsulation that links to each other with upper and lower layer of testing needle etc.;
For described process 3 and process 4,, then only need to generate topology file, and its importing is got final product about the conversion PCB upper strata if what import at the net meter file described in the process 2 is about the template of the PCB design of ICT test needle-bar;
5, use the self routing that self routing software is finished newly-built PCB file according to the PCB designed regular, obtain the topological design result of conversion PCB, described self routing software is the function that common PCB design tool has.
To the embodiment of the automatic design method of a kind of ICT test conversion PCB of the present invention be described further below, as shown in Figure 2, specifically may further comprise the steps:
Step 21: the topological design of described conversion PCB is that the positional information according to pin in the test point on the PCB to be tested and the ICT test needle-bar realizes, therefore at first needs to obtain the test point on the PCB to be tested and the positional information file of ICT test needle-bar; And, be to realize the automatic design of conversion PCB, the file that described positional information file need can be discerned for the PCB design tool;
The obtain manner of described positional information file comprises respectively:
For described test point positional information file is the corresponding file that generates after the positional information of extracting test point from the PCB design document of tested PCB, the network name information, and the positional information of described test point is the coordinate information of test point; Described test point positional information file can carry out obtaining of this document when finishing the PCB design document of tested PCB;
Positional information file for described ICT test needle-bar, then be the positional information file that generates ICT test needle-bar according to position, the name information of pin in the ICT test needle-bar, the positional information file of described ICT test needle-bar also comprises the information of mounting hole on the conversion PCB and PCB die size information thereof etc.;
The descriptor of ICT testing apparatus needle-bar in the positional information file logging of ICT test needle-bar; Described descriptor is provided by ICT testing apparatus supplier usually, carries out the corresponding file format conversion according to its descriptor that provides, and converts the positional information file layout that the PCB design software can be discerned the ICT test needle-bar of acceptance to.
For further improving efficient at the conversion PCB design; and owing to occur utilizing same ICT proving installation to test the situation of different PCB finished products through regular meeting; therefore; can also preserve the positional information file of the corresponding ICT test needle-bar that obtains; when carrying out other based on the topological design of the conversion PCB of same ICT proving installation; then the file that can call preservation designs accordingly, and need not to carry out again the obtaining of positional information file of described ICT test needle-bar.
Step 22: after having obtained the positional information file of the positional information file of test point of PCB to be tested and ICT test needle-bar, just can obtain in view of the above with the last testing needle of tested PCB contact and with the following testing needle of ICT proving installation contact between be connected the corresponding relation file, and package file accordingly; The content that this corresponding relation file comprises is the connection corresponding relation according to the upper and lower testing needle of principles such as distance priority acquisition; Described package file comprises package files such as Surface Mount PAD (pad) package file that contacts with upper and lower layer testing needle and via hole, and the content that described package file comprises comprises: packaging title, specification information etc.
Step 23: just can generate the net meter file (netlist) that carries out PCB designing institute needs by corresponding software according to corresponding relation file that obtains and corresponding package file, described net meter file is to carry out PCB to design necessary file, is writing down information such as device that PCB to be designed comprises and annexation thereof in the net meter file usually; Herein, the content bag of described net meter file description is specifically drawn together: annexation and annexation title between device package name, device name, device pin; Wherein, described device name (REFDES) can allow net table generation software distribute automatically as the information of difference device; Described device package name is the package file name that step 22 provides; Annexation is device pin to the annexation of pin between described device pin, is that the connection corresponding relation file by the described upper and lower layer testing needle of step 22 provides; The effect of described annexation title is to distinguish the network title, can generate software by the net table and distribute automatically;
The example of described net meter file is as follows:
$PACKAGES
PAD1！PAD1；T1?T2?T3
PAD2！PAD2；B1?B2?B3
$NETS
NET1；T1.1?B2.1
NET2；T2.1?B1.1
NET3；T3.1?B3.1
$END
Wherein: PAD1 and PAD2 are the encapsulation name, and T1, T2, T3 and B1, B2, B3 are the device name, and NET1, NET2, NET3 are the annexation name, and T1.1 B2.1, T2.1 B1.1, T3.1 B3.1 are annexation between device pin;
The generation software of described net meter file is existing function software, can also can obtain for the secondary development environment exploitation that provides by EDA softwares such as (Electronic Design are automatic) for obtaining by various UNCOL(universal computer oriented language) exploitations;
For further improving the efficient of conversion PCB design, in this step, can also comprise according to the coordinate information of the test point in the positional information file of the test point of PCB to be tested or the co-ordinate position information of ICT test needle-bar pin and generate topology file, described topology file is used for limiting each device, is encapsulated in the coordinate position of the PCB design page, with Allegro PCB (a kind of PCB design tool) design software is example, and topology file can be Pacement or ses file layout;
The example of described topology file is as follows:
UUNITS＝MILS
B3?351400.00?240400.00?0 PAD2
B2?351600.00?240400.00?0 PAD2
B1?351800.00?240200.00?0 PAD2
T3?351400.00?240200.00?0 PAD1
T2?351800.00?240400.00?0 PAD1
T1?351600.00?240200.00?0 PAD1
As can be seen, the co-ordinate position information that has comprised each device in the topology file.
Step 24: utilize described net meter file to create the PCB design document, and carry out the topological design of conversion PCB, described design process is identical with existing P CB design process, promptly adopts common PCB design process to finish the topological design of conversion PCB;
Wherein, if in step 23, also generated corresponding topology file, each device, encapsulation, connection etc. of then also needing in this step to carry out the conversion PCB design according to described topology file and described net meter file are arranged in the respective page of PCB design tool, and the layout of rule in the PCB design page such as each device, encapsulation can improve the design efficiency of conversion PCB greatly.
The present invention also provides a kind of automatic design method of ICT test conversion PCB, the processing procedure of described method and the processing procedure of said method are basic identical, and difference only is the processing mode about the message file of ICT test needle-bar to reusing;
Described method specifically comprises:
(1) obtains the descriptor that ICT tests needle-bar, and independently generate the part net meter file that carries out part conversion PCB designing institute needs according to described descriptor and corresponding package file; Described descriptor comprises: mounting hole on the co-ordinate position information of ICT test needle-bar pin, title, the corresponding conversion PCB and conversion PCB die size information etc.;
(2) utilize described part net meter file to create the PCB design document, and carry out the topological design of part conversion PCB, preserve the topological design result of described part conversion PCB then, prepare against the design of relevant conversion PCB afterwards and can call the PCB design document of preservation neatly, and on the basis of this document, carry out the conversion PCB design;
(3) when carrying out the conversion PCB design, obtain the descriptor of the test point on the PCB to be tested, and generate net meter file according to described descriptor and corresponding package file; The descriptor of described test point comprises the name information of test point and the annexation of testing the needle-bar pin with described ICT;
Carry out conversion PCB when design, determining the topological design result's of the part conversion PCB selected for use PCB design document name according to the ICT proving installation of using, and calling the topological design result of corresponding part conversion PCB according to the PCB design document name of determining;
(4) the described net meter file of step (3) is imported in topological design result's the PCB design document of described in store part conversion PCB, and carry out the topological design of conversion PCB;
Equally, in this step (4), can comprise that also the coordinate information according to the test point in the positional information file of the test point of PCB to be tested generates corresponding topology file, and each device, encapsulation, connection etc. that will carry out the conversion PCB design according to described topology file and described net meter file are arranged in the PCB file page of PCB design tool, to improve the efficient of conversion PCB design.
As can be seen, this method has realized the automatic design of conversion PCB equally, and the positional information file that can guarantee ICT test needle-bar wherein can be designed as one independently encapsulation preserve, thereby further facilitated topological design process the calling of other relevant conversion PCBs to it.
The above; only for the preferable embodiment of the present invention, but protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.Therefore, protection scope of the present invention should be as the criterion with the protection domain of claims.
Claims (10)
1, a kind of on-line testing is characterized in that with the automatic design method of conversion printed circuit board (PCB), comprising:
A, generate according to the test point on the printed-wiring board (PWB) printed circuit board (PCB) to be tested and the connection corresponding relation between the on-line testing needle-bar and package file and to carry out the needed net meter file of PCB design;
B, call described net meter file and create the PCB design file, and change the topological design of printed circuit board (PCB).
2, the on-line testing according to claim 1 automatic design method of conversion printed circuit board (PCB), it is characterized in that test point on the described printed-wiring board (PWB) printed circuit board (PCB) to be tested and the connection corresponding relation between the on-line testing needle-bar can obtain by following steps:
C1, obtain the test point on the printed circuit board (PCB) to be tested and the positional information file of on-line testing needle-bar;
C2, obtain test point on the printed circuit board (PCB) to be tested and the annexation between the on-line testing needle-bar according to described positional information file.
3, on-line testing according to claim 2 is characterized in that with the automatic design method of conversion printed circuit board (PCB) described positional information file is: the file that the PCB design instrument can be discerned.
4, according to claim 2 or the 3 described on-line testings automatic design methods of changing printed circuit board (PCB), it is characterized in that described step C1 comprises:
C11, in the PCB design file of tested printed circuit board (PCB), extract positional information, the network name information of test point, and generate corresponding test point positional information file;
C12, generate the positional information file of online testing needle bed, and preserve the positional information file of described on-line testing needle-bar according to position, the name information of pin in the on-line testing needle-bar.
5, on-line testing according to claim 1 is characterized in that with the automatic design method of conversion printed circuit board (PCB), and the content that the described net meter file of steps A is described comprises:
Annexation and annexation title between device package name, device name, device pin.
6, the on-line testing according to claim 2 automatic design method of conversion printed circuit board (PCB) is characterized in that this method also comprises:
In the positional information file of the test point positional information file of printed circuit board (PCB) to be tested and on-line testing needle-bar, extract the coordinate information of pin on test point and the test needle-bar, and generate the topology file that includes the coordinate information of pin on described test point and the test needle-bar that the PCB design instrument can be discerned;
And described step B comprises:
Utilize described net meter file and described topology file to create the PCB design file, and change the topological design of printed circuit board (PCB).
7, the on-line testing according to claim 1 automatic design method of conversion printed circuit board (PCB) is characterized in that the content that described package file comprises comprises:
Packaging title, specification information.
8, a kind of on-line testing is characterized in that with the automatic design method of conversion printed circuit board (PCB), comprising:
D, obtain the descriptor of on-line testing needle-bar, and generate according to described descriptor and corresponding package file and to change the needed part net meter file of PCB design;
E, utilize described part net meter file to create corresponding PCB design file, and carry out the topological design of part conversion printed circuit board (PCB), preserve the topological design result of described part conversion printed circuit board (PCB);
F, when carrying out based on the on-line testing of identical online testing device with the conversion PCB design, descriptor and corresponding package file according to test point on the printed circuit board (PCB) to be tested generate corresponding net meter file, and call the topological design result of the part conversion printed circuit board (PCB) of preservation;
G, the corresponding net meter file of described test point imported among the topological design result of described part conversion printed circuit board (PCB) and obtain new PCB design file, and change the topological design of printed circuit board (PCB).
9, the on-line testing according to claim 8 automatic design method of conversion printed circuit board (PCB) is characterized in that:
The descriptor of described on-line testing needle-bar comprises:
Coordinate position, title, the test needle-bar of pin are installed on mounting hole and the conversion printed circuit board (PCB) mould size on the conversion printed circuit board (PCB) on the test needle-bar;
The descriptor of described test point comprises:
The network name information of test point reaches the annexation with described on-line testing needle-bar pin.
10, the on-line testing according to claim 8 automatic design method of conversion printed circuit board (PCB) is characterized in that:
Step e is described to be utilized described part net meter file to create corresponding PCB design file to comprise:
Obtain the co-ordinate position information of on-line testing needle-bar pin, and generate the topology file that printed circuit board (PCB) software can be discerned;
Utilize described part net meter file and described topology file to create corresponding PCB design file;
Described step G comprises:
Obtain the coordinate information of test point, and generate the topology file that printed circuit board (PCB) software can be discerned;
The net meter file of described test point correspondence and topology file are imported among the topological design result of described part conversion printed circuit board (PCB) and obtain new PCB design file, and change the topological design of printed circuit board (PCB).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100960888A CN100361122C (en) | 2004-11-29 | 2004-11-29 | Automatic designing method for ICT test conversion PCB |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100960888A CN100361122C (en) | 2004-11-29 | 2004-11-29 | Automatic designing method for ICT test conversion PCB |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1783055A true CN1783055A (en) | 2006-06-07 |
| CN100361122C CN100361122C (en) | 2008-01-09 |
Family
ID=36773256
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100960888A Expired - Fee Related CN100361122C (en) | 2004-11-29 | 2004-11-29 | Automatic designing method for ICT test conversion PCB |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100361122C (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101339573B (en) * | 2007-07-05 | 2010-07-07 | 华为技术有限公司 | Method and device for obtaining device packaging types |
| CN103399225A (en) * | 2013-07-26 | 2013-11-20 | 华进半导体封装先导技术研发中心有限公司 | Test structure containing transferring plate |
| CN104977524A (en) * | 2015-06-24 | 2015-10-14 | 中国电子科技集团公司第四十五研究所 | Retest method based on multi-point test around coordinate position of test point |
| CN106199378A (en) * | 2016-06-28 | 2016-12-07 | 国营芜湖机械厂 | A kind of circuit board netlist rapid extracting method |
| CN107220440A (en) * | 2017-05-27 | 2017-09-29 | 郑州云海信息技术有限公司 | A kind of automatic addition high-speed line bead probe method |
| CN107656187A (en) * | 2017-09-07 | 2018-02-02 | 南京协辰电子科技有限公司 | A kind of differential line test information determines method and apparatus |
| CN108038274A (en) * | 2017-11-27 | 2018-05-15 | 深圳市兴森快捷电路科技股份有限公司 | A kind of PCB and IC package collaborative design method and device |
| CN108226754A (en) * | 2017-12-27 | 2018-06-29 | 西门子数控（南京）有限公司 | Method, apparatus, computing device and the storage medium of generative circuit layout |
| CN108268679A (en) * | 2016-12-30 | 2018-07-10 | 无锡天芯互联科技有限公司 | A kind of ATE test boards fast layout system and method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5650938A (en) * | 1995-12-13 | 1997-07-22 | Synopsys, Inc. | Method and apparatus for verifying asynchronous circuits using static timing analysis and dynamic functional simulation |
| JP2003141206A (en) * | 2001-11-06 | 2003-05-16 | Fujitsu Ltd | Method and program for timing verification of lsi test data |
| AU2003205269A1 (en) * | 2002-01-25 | 2003-09-02 | Logicvision (Canada), Inc. | Method and program product for creating and maintaining self-contained design environment |
| US6678875B2 (en) * | 2002-01-25 | 2004-01-13 | Logicvision, Inc. | Self-contained embedded test design environment and environment setup utility |
-
2004
- 2004-11-29 CN CNB2004100960888A patent/CN100361122C/en not_active Expired - Fee Related
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101339573B (en) * | 2007-07-05 | 2010-07-07 | 华为技术有限公司 | Method and device for obtaining device packaging types |
| CN103399225A (en) * | 2013-07-26 | 2013-11-20 | 华进半导体封装先导技术研发中心有限公司 | Test structure containing transferring plate |
| CN104977524A (en) * | 2015-06-24 | 2015-10-14 | 中国电子科技集团公司第四十五研究所 | Retest method based on multi-point test around coordinate position of test point |
| CN104977524B (en) * | 2015-06-24 | 2017-11-17 | 中国电子科技集团公司第四十五研究所 | Retest method based on multi-point test around coordinate position of test point |
| CN106199378A (en) * | 2016-06-28 | 2016-12-07 | 国营芜湖机械厂 | A kind of circuit board netlist rapid extracting method |
| CN106199378B (en) * | 2016-06-28 | 2018-12-11 | 国营芜湖机械厂 | A kind of circuit board netlist rapid extracting method |
| CN108268679A (en) * | 2016-12-30 | 2018-07-10 | 无锡天芯互联科技有限公司 | A kind of ATE test boards fast layout system and method |
| CN107220440A (en) * | 2017-05-27 | 2017-09-29 | 郑州云海信息技术有限公司 | A kind of automatic addition high-speed line bead probe method |
| CN107656187A (en) * | 2017-09-07 | 2018-02-02 | 南京协辰电子科技有限公司 | A kind of differential line test information determines method and apparatus |
| CN107656187B (en) * | 2017-09-07 | 2020-02-28 | 南京协辰电子科技有限公司 | Differential line test information determining method and device |
| CN108038274A (en) * | 2017-11-27 | 2018-05-15 | 深圳市兴森快捷电路科技股份有限公司 | A kind of PCB and IC package collaborative design method and device |
| CN108038274B (en) * | 2017-11-27 | 2021-08-20 | 深圳市兴森快捷电路科技股份有限公司 | PCB and IC packaging collaborative design method and device |
| CN108226754A (en) * | 2017-12-27 | 2018-06-29 | 西门子数控（南京）有限公司 | Method, apparatus, computing device and the storage medium of generative circuit layout |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100361122C (en) | 2008-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1848122A (en) | Method for integrally checking chip and package substrate layouts for errors and system thereof | |
| CN102682166B (en) | SMT (Surface Mounted Technology) equipment rapid processing system and method | |
| WO2020233319A1 (en) | System-in-package technology-based process design method and system, medium and device | |
| CN109543307B (en) | Open and short circuit checking method and detection system for PCB design layout and electronic equipment | |
| CN1783055A (en) | Automatic designing method for ICT test conversion PCB | |
| CN101051965A (en) | Device and method for forming topological map and detecting topological structure | |
| CN1771501A (en) | Printed circuit board return route check method and printed circuit board pattern design CAD device | |
| CN1847866A (en) | False pin soldering test device and method | |
| CN1783095A (en) | Method and apparatus for enhancing a power distribution system in a ceramic integrated circuit package | |
| CN1649129A (en) | Automatic placement and routing device, method for placement and routing of semiconductor device, semiconductor device and manufacturing method of the same | |
| CN1582088A (en) | Method and device for checking and comparing consistency of circuit schematic diagram and PCB wiring diagram | |
| CN1549670A (en) | Method and apparatus for examining uniformity | |
| CN1199273C (en) | Semiconductor and its design method and design device | |
| CN1719447A (en) | Board pattern designing method of integrated designing element in printed circuit board and its device | |
| CN102930080B (en) | Rear panel large-small-hole drilling data processing method and rear panel manufacturing method | |
| CN1459716A (en) | Automatic checking device of printed-wiring board designing and its method | |
| CN1862267A (en) | Method for checking circuit schematic diagram | |
| CN1461181A (en) | Distributing base board and electronic device using it | |
| CN1521622A (en) | Recognition method for artwork of integrated circuit | |
| CN104765931B (en) | a kind of PCB design method and system | |
| TW201415051A (en) | PCB electrical test system and method thereof | |
| CN1889059A (en) | Automatic excavating method for integer overflow loophole | |
| CN205378347U (en) | Area drilling detects circuit board of structure | |
| CN204422587U (en) | A kind of test fixture structure embedding CCD | |
| TW200538919A (en) | System and method for checking split plane of motherboard layout |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080109 Termination date: 20141129 |
|
| EXPY | Termination of patent right or utility model |