CN1771596A - 密封的功率半导体组件 - Google Patents

密封的功率半导体组件 Download PDF

Info

Publication number
CN1771596A
CN1771596A CNA2004800094747A CN200480009474A CN1771596A CN 1771596 A CN1771596 A CN 1771596A CN A2004800094747 A CNA2004800094747 A CN A2004800094747A CN 200480009474 A CN200480009474 A CN 200480009474A CN 1771596 A CN1771596 A CN 1771596A
Authority
CN
China
Prior art keywords
power semiconductor
semiconductor assembly
substrate
island
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2004800094747A
Other languages
English (en)
Inventor
A·林德曼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
IXYS Semiconductor GmbH
Original Assignee
IXYS Semiconductor GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by IXYS Semiconductor GmbH filed Critical IXYS Semiconductor GmbH
Publication of CN1771596A publication Critical patent/CN1771596A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49531Additional leads the additional leads being a wiring board
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/4917Crossed wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0102Calcium [Ca]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301Thyristor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Organic Low-Molecular-Weight Compounds And Preparation Thereof (AREA)
  • Led Device Packages (AREA)

Abstract

本发明涉及一种密封的功率半导体组件,包括由绝缘材料(陶瓷)构成的衬底,所述衬底具有由热传导材料,具体地说由金属层的部分表面构成的多个岛(14、17、18、19)。在所述岛上焊接功率半导体芯片(22)。以在其它岛上的焊盘(20、24)的形式或者以配置为印刷导体的引线(28)和岛(14)的形式,产生从所述芯片连接至所述连接部件(10和12)的电连接。密封所述衬底和所述芯片,而所述连接部件(10和12)从所述密封件伸出,并且为了固定在热沉上,露出所述衬底的所述金属下侧。

Description

密封的功率半导体组件
技术领域
本发明涉及一种密封的功率半导体组件,其中密封了多个功率半导体芯片。
背景技术
在由电池提供电压的系统中,尤其在电动机生产中越来越多地使用功率半导体。在12V到80V的电压下,经常产生对功率开关有相当高要求的大电流的需要。在现有技术的情况下,密封的半导体芯片用于转换大电流。如在例如DE 26 36 450 C2和US 4 507 675中所述,公知利用导体结构同时密封多个芯片的方法。然后再次分离各具有一个芯片的分立的功率半导体组件。
由于功率半导体组件的结构,经常限定从外壳伸出的连接部件至芯片的馈电电缆的尺寸,以致馈电电缆呈现不希望的高阻抗,导致热效应。此外,导致过电压效应的寄生电感也经常发生。
在WO 00/07238中说明了仅具有一个芯片的密封功率半导体组件。这里,将芯片施加到在其顶部和底部用铜覆盖的陶瓷衬底。这样的陶瓷衬底也称为直接键合铜衬底。它们具有优点是,一方面芯片与冷却部件电绝缘,另一方面将热量散发到冷却部件中。
从EP 0063070 A1公知结合多个功率半导体芯片的方法。这里,将没有电连接的两个芯片施加到具有良好热传导的平板上,并且连接至连接部件。通过该平板将热量散发到底板上。
还公知在金属梳上设置更多个组件的方法,除了一个冷却表面外,将该金属梳嵌入到塑料中(BBC BROWN BOVERI,Power semiconductors,Dr.Heimo Burl,Mannheim 1982)。然后再次分离分立的组件。当以低成本大批量生产较小的组件时采用这种嵌入技术。
从DE 697 10 885 T2公知具有在部分表面上金属化的扁平氧化铝载体的二极管组件。在金属化层上安装该二极管。在对着二极管的载体侧设置接触表面,该接触表面通过穿透载体的连接部件电连接至二极管。
De 196 35 582 C1说明了具有表面可安装外壳的功率半导体组件,该外壳密封了施加于金属平板的芯片。
发明内容
本发明的目标是提供一种改进了性能的功率半导体组件,其可以低成本制造,并且具有多个芯片,具体地说,更有效地将热量散发到冷却部件,其中产生更小的过电压和更小的寄生电感效应,并且其中所述芯片可至少部分相互电连接。
利用权利要求1的特征实现了该目标。
本发明有利的实施例构成了从属权利要求的目标。
由于芯片置于热传导的岛上,优选地在多个岛上,具体地说,各分立的芯片置于独立的岛上,所以来自芯片的热量没有传递到封闭的导体层,而仅仅传递到绝缘的即独立的区域。然后热量从该区域直接传递到绝缘体衬底,并从该衬底向下释放。例如,热量可传递到在衬底底部上设置的且没有密封即保持暴露的金属层上,以使热量可以释放到冷却部件上。然后将电连接加热至较低的程度或者几乎不加热。
热和电传导材料优选地是金属,具体地说,以薄层形式的金属。
具有和不具有芯片的岛的设置使得电连接最优。电连接可包括焊接连接、(焊接)引线连接或者甚至通过岛的连接。在优化连接部件的布局中,可考虑寄生电感,例如通过设置传导主电流的连接部件互相靠近。为了确保不对邻近的连接部件施加过高的电压,优选设计岛使得至少存在这样的总倾向:将具有显示低电势差(电压)的电势的连接部件设置为比具有显示高电势差的电势的连接部件相互更靠近。连接部件可以设置在密封件的两侧,具体地说相对侧,并且从密封件伸出。它们是扁平导体连接,可以在密封件的里面或外面弯曲。导体连接不必都具有同样的尺寸,也不必相互之间设置同样的距离。例如,在密封件的一侧它们可以比另一侧更窄,并与其最近的连接呈现更短的距离。在密封件一侧较宽的导体连接也可以比在密封件另一侧窄的连接具有更少的数量。密封件中导体连接的下面可以设置槽缝或凹口以容纳绝缘体,例如塑料膜,使得如果衬底的金属化底部与热沉之间存在接触,则导体连接与热沉分离以避免电短路。
在本发明中利用金属化的陶瓷衬底,例如直接键合铜衬底或直接键合铝衬底,其中所述陶瓷材料可包括氧化铝和/或氮化铝。所述芯片可以焊接到所述金属岛上。
可以利用多种不同的芯片,例如MOSFET、二极管、IGBT和/或晶闸管芯片,该多种不同芯片可在其相互作用下,例如形成分立的开关、斩波器、相移器、H桥或三相桥,或者这些部件的结合。
附图说明
下面参考附图说明了本发明的优选实施例,其中:
图1以平面图示出了根据本发明的部分功率半导体组件的示意性内视图;
图2以平面图示出了根据本发明的功率半导体组件;
图3以底视图示出了功率组件;
图4以截面且放大表示示出了功率半导体组件的截面;以及
图5示出了用于本发明的实施例的六个功率半导体芯片的结合的布线图。
具体实施方式
图1示出了功率半导体组件图,其中在图的底部可以看到三个连接部件10,并且在图相对的顶部可以看到八个连接部件12,该部件12比连接部件10明显地更窄且更相互靠近。由热和电传导绝缘材料构成的岛位于由陶瓷绝缘材料构成的衬底的顶部。这些岛由金属层形成,并通过利用蚀刻产生的凹槽16分隔。该金属层岛用作电连接,并且用于固定连接部件10与功率半导体芯片22。
上面的连接部件12各自机械和电连接至衬底上面边缘的相邻岛17,而下面的连接部件10电和机械连接至设计为带状线的岛14。功率半导体芯片22焊接到在衬底中心区域中的岛21上。此外,在两个带状线14之间设置稍小的金属层岛19,该岛用于在带状线14上为半导体芯片至连接部件的电连接焊接引线。例如,示出的是从芯片22引至岛19的焊接引线20。然后另一条焊接引线24连接至连接部件12,该连接部件12再连接至岛。第三条焊接引线26通过带状线14从芯片22馈电至连接部件12。此外,通过多个相邻的引线28将芯片连接至导体区域14。同样地形成其它芯片的电连接。将正负电流连接设置为相互紧邻以降低电感,并且电流导通的带状线没有形成导体回路。
金属层是铜层,其施加到较薄的陶瓷衬底上,该陶瓷衬底约0.38毫米厚,优选地小于1.0毫米。对用于电动机制造的电压,即不太高的电压来说,这足够作为绝缘体。在陶瓷衬底的背面也用铜覆盖。因此采用直接键合铜衬底。
图2以平面图示出了根据本发明的功率半导体组件。通过压在陶瓷衬底周围的塑料单片密封件30密封功率半导体芯片。对专家来说公知这种嵌入技术。该密封件遍布衬底的整个顶部,且在衬底的底部接合。连接部件10、12以扁平导体连接的形式从密封件30伸出。
从下面如图3所示的相同功率半导体组件的视图中可以看出,密封件没有完全密封衬底,而是露出下面的金属层32,并且被密封件的窄外围边缘38包围。功率半导体组件由此可容易地连接至热沉。密封件在窄外围边缘处缩减,形成肩37,以使当半导体组件靠在具有下面的金属层的冷却部件上时形成窄间隙(图4)。插入导体连接下面的扁平绝缘体可以延伸进该间隙。该绝缘体,例如小塑料板,用于防止导体连接与冷却部件之间的短路,并且也增大电压阻抗。
根据本发明不同的芯片可以与功率半导体组件理想地互连。例如,图5示出了作为三相桥的六个部件连接。各部件包括具有栅极连接G1、G2、G3、G4、G5和G6以及源极连接S1、S2、S3、S4、S5和S6的MOSFET34,以及二极管36,该二极管36可以是MOSFET的部分,或者也可以是独立的肖特基二极管形式。这里没有示出的其它连接可以形成H桥或相移器。

Claims (14)

1.一种密封的功率半导体组件,包括:
陶瓷绝缘材料的衬底,具有至少一个由热和电传导材料构成的岛(14、17、18、19);
至少两个设置于所述岛上的功率半导体芯片(22);
从所述芯片至连接部件(10、12)的电连接(20、24、26、28、14),其中至少两个连接部件电连接至所述岛,
其特征在于,
设置压制塑料材料的密封件(30),所述密封件(30)完全包围所述功率半导体芯片(22),并至少部分包围所述衬底,其中将所述连接部件(10、12)设计为从所述密封件伸出的扁平导体连接,并且特征在于在与所述岛相对的一侧上所述衬底呈现金属覆层(32)。
2.根据权利要求1的功率半导体组件,其特征在于,所述岛(14、17、18、19)包括独立的部分金属层表面。
3.根据权利要求1或2的功率半导体组件,其特征在于,所述衬底是陶瓷衬底,所述陶瓷衬底包括,具体地说,氧化铝或氮化铝陶瓷材料。
4.根据权利要求1至3中一项的功率半导体组件,其特征在于,在所述岛相对的一侧,所述衬底的所述金属覆层(32)至少部分露出。
5.根据权利要求1至4中一项的功率半导体组件,其特征在于,所述衬底是直接键合铜或直接键合铝的衬底。
6.根据权利要求1至5中一项的功率半导体组件,其特征在于,所述电连接包括焊接连接。
7.根据权利要求1至6中一项的功率半导体组件,其特征在于,所述电连接包括引线连接(20、24、26、28)和/或通过所述岛的连接(14)。
8.根据前述权利要求的一项的功率半导体组件,其特征在于,所述连接部件(10、12)位于所述密封件的不同的两侧。
9.根据前述权利要求的一项的功率半导体组件,其特征在于,将所述连接部件(10、12)设置并连接至所述芯片,以使传导主电流的所述连接部件设置为相互靠近。
10.根据前述权利要求的一项的功率半导体组件,其特征在于,将所述连接部件(10、12)设置并连接至所述芯片,以使具有高相互电势差的电势的两个连接部件设置为比具有低相互电势差的电势的两个连接部件相互之间更远。
11.根据前述权利要求的一项的功率半导体组件,其特征在于,通过焊接连接的方式将所述芯片(22)固定到金属岛。
12.根据前述权利要求的一项的功率半导体组件,其特征在于,在所述密封件(30)的底部上形成至少一个肩(37),以插入扁平绝缘体。
13.根据前述权利要求的一项的功率半导体组件,其特征在于,所述芯片包括MOSFET、二极管、IGBT和/或晶闸管芯片。
14.根据前述权利要求的一项的功率半导体组件,其特征在于,当相互作用时,所述芯片形成分立的开关、斩波器、桥接旁路、H桥或三相桥(图4),或者这些部件的结合。
CNA2004800094747A 2003-04-09 2004-04-08 密封的功率半导体组件 Pending CN1771596A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10316136.8 2003-04-09
DE10316136A DE10316136A1 (de) 2003-04-09 2003-04-09 Gekapselte Leistungshalbleiteranordnung

Publications (1)

Publication Number Publication Date
CN1771596A true CN1771596A (zh) 2006-05-10

Family

ID=33154125

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2004800094747A Pending CN1771596A (zh) 2003-04-09 2004-04-08 密封的功率半导体组件

Country Status (6)

Country Link
US (1) US20060267185A1 (zh)
EP (1) EP1611609A1 (zh)
KR (1) KR20060007014A (zh)
CN (1) CN1771596A (zh)
DE (1) DE10316136A1 (zh)
WO (1) WO2004090977A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790043A (zh) * 2011-05-17 2012-11-21 Ixys半导体有限公司 功率半导体
CN103311193A (zh) * 2012-03-06 2013-09-18 深圳赛意法微电子有限公司 半导体功率模块封装结构及其制备方法

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2625210A1 (en) 2005-10-31 2007-05-10 Braincells, Inc. Gaba receptor mediated modulation of neurogenesis
KR101473027B1 (ko) * 2007-02-02 2014-12-15 디에스엠 아이피 어셋츠 비.브이. 열 전달 어셈블리
US7911053B2 (en) 2007-04-19 2011-03-22 Marvell World Trade Ltd. Semiconductor packaging with internal wiring bus
KR101555300B1 (ko) * 2008-12-05 2015-09-24 페어차일드코리아반도체 주식회사 외부 본딩 영역을 구비하는 반도체 파워 모듈 패키지
CN103293344A (zh) * 2012-02-24 2013-09-11 西安永电电气有限责任公司 Igbt模块测试电路板及测试夹具
EP2862202B1 (en) * 2012-06-19 2016-04-27 ABB Technology AG Substrate for mounting multiple power transistors thereon and power semiconductor module
DE102016122014A1 (de) * 2016-11-16 2018-05-17 Epcos Ag Leistungsmodul mit verringerter Defektanfälligkeit und Verwendung desselben

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4907068A (en) * 1987-01-21 1990-03-06 Siemens Aktiengesellschaft Semiconductor arrangement having at least one semiconductor body
US5077595A (en) * 1990-01-25 1991-12-31 Mitsubishi Denki Kabushiki Kaisha Semiconductor device
JP2901091B2 (ja) * 1990-09-27 1999-06-02 株式会社日立製作所 半導体装置
US6002183A (en) * 1995-05-04 1999-12-14 Iversen; Arthur H. Power semiconductor packaging
KR100307465B1 (ko) * 1992-10-20 2001-12-15 야기 추구오 파워모듈
US5369056A (en) * 1993-03-29 1994-11-29 Staktek Corporation Warp-resistent ultra-thin integrated circuit package fabrication method
JP3233507B2 (ja) * 1993-08-13 2001-11-26 株式会社東芝 半導体装置
US5523620A (en) * 1994-02-14 1996-06-04 Delco Electronics Corporation Coplanar linear dual switch module
JP3429921B2 (ja) * 1995-10-26 2003-07-28 三菱電機株式会社 半導体装置
US5679979A (en) * 1996-05-21 1997-10-21 Weingand; Christopher Dirk Surface mount package with heat transfer feature
DE19635582C1 (de) * 1996-09-02 1998-02-19 Siemens Ag Leistungs-Halbleiterbauelement für Brückenschaltungen mit High- bzw. Low-Side-Schaltern
GB2338827B (en) * 1998-06-27 2002-12-31 Motorola Gmbh Electronic package assembly
US6583505B2 (en) * 2001-05-04 2003-06-24 Ixys Corporation Electrically isolated power device package
DE10157362B4 (de) * 2001-11-23 2006-11-16 Infineon Technologies Ag Leistungsmodul und Verfahren zu seiner Herstellung
WO2003071601A2 (de) * 2002-02-18 2003-08-28 Infineon Technologies Ag Schaltungsmodul und verfahren zu seiner herstellung

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790043A (zh) * 2011-05-17 2012-11-21 Ixys半导体有限公司 功率半导体
CN102790043B (zh) * 2011-05-17 2016-12-14 Ixys半导体有限公司 功率半导体
CN103311193A (zh) * 2012-03-06 2013-09-18 深圳赛意法微电子有限公司 半导体功率模块封装结构及其制备方法
CN103311193B (zh) * 2012-03-06 2016-01-20 深圳赛意法微电子有限公司 半导体功率模块封装结构及其制备方法

Also Published As

Publication number Publication date
KR20060007014A (ko) 2006-01-23
US20060267185A1 (en) 2006-11-30
EP1611609A1 (en) 2006-01-04
WO2004090977A1 (en) 2004-10-21
DE10316136A1 (de) 2004-11-18

Similar Documents

Publication Publication Date Title
US7227259B2 (en) Low-inductance circuit arrangement for power semiconductor modules
EP3107120B1 (en) Power semiconductor module
CN1187821C (zh) 电力电子装置
CN1819259A (zh) 氮化镓半导体装置的封装
US9433075B2 (en) Electric power semiconductor device
JP7532813B2 (ja) 半導体モジュール
JP2020501353A (ja) パワー半導体モジュール
CN115702491A (zh) 具有至少一个功率半导体元件的功率半导体模块
CN1771596A (zh) 密封的功率半导体组件
US5497013A (en) Semi-conductor chip having interdigitated gate runners with gate bonding pads
CN111834307B (zh) 半导体模块
US20230369163A1 (en) Power module package
CN109994441A (zh) 具有增强的高功率密度的电子组件
KR100635681B1 (ko) 매트릭스 컨버터
CN111509996B (zh) 半导体装置
KR20120073302A (ko) 회로 장치 및 그의 제조 방법
US20230369186A1 (en) Power module package
US20240266312A1 (en) Semiconductor arrangement comprising a semiconductor element, a substrate and bond connecting means
US6930373B2 (en) Circuit arrangement
US20240222253A1 (en) Semiconductor power component and semiconductor power package structure
US11749731B2 (en) Semiconductor device
US20220336315A1 (en) Packaged semiconductor device
US20230343715A1 (en) Electrical contact arrangement, power semiconductor module, method for manufacturing an electrical contact arrangement and method for manufacturing a power semiconductor module
CN1757110A (zh) 半导体装置、半导体主体及其制造方法
CN1539168A (zh) 具有多重半导体芯片的半导体组件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1088118

Country of ref document: HK

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1088118

Country of ref document: HK