CN115702491A - 具有至少一个功率半导体元件的功率半导体模块 - Google Patents

具有至少一个功率半导体元件的功率半导体模块 Download PDF

Info

Publication number
CN115702491A
CN115702491A CN202180042071.6A CN202180042071A CN115702491A CN 115702491 A CN115702491 A CN 115702491A CN 202180042071 A CN202180042071 A CN 202180042071A CN 115702491 A CN115702491 A CN 115702491A
Authority
CN
China
Prior art keywords
power semiconductor
dielectric material
metal contact
force
material layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202180042071.6A
Other languages
English (en)
Inventor
克里斯蒂安·拉杜德
克劳斯·弗洛里安·瓦格纳
迈克尔·威顿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of CN115702491A publication Critical patent/CN115702491A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92Specific sequence of method steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0618Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/06181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/3301Structure
    • H01L2224/3303Layer connectors having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8384Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本发明涉及一种功率半导体模(2),具有至少一个功率半导体元件(4)。为了减小功率半导体模块(2)所需的结构空间并增加其使用寿命而提出,将至少一个功率半导体元件(4)经由介电材料层(8)与冷却元件(10)以电绝缘并且导热的方式连接,其中,介电材料层(8)平放在冷却元件(10)的表面(11)上并通过垂直于冷却元件(10)的表面(11)作用的第一力(F1)与冷却元件(10)力配合地连接。

Description

具有至少一个功率半导体元件的功率半导体模块
技术领域
本发明涉及一种具有至少一个功率半导体元件的功率半导体模块。
此外,本发明涉及一种具有至少一个这样的功率半导体模块的功率变换器。
此外,本发明涉及一种用于制造这种功率半导体模块的方法。
背景技术
在功率变换器中,通常使用具有在两侧具有金属化的陶瓷基板的功率半导体模块,其中,陶瓷基板通常经由金属化焊接到金属冷却体上,该冷却体例如被实施为底板。功率变换器例如应理解为整流器、逆变器、变频器或直流电压转换器。由于其结构,陶瓷基板承受高固有压力,其中,与冷却体的刚性焊接连接提供额外的压力,特别是机械的和/或热机械的压力。在功率半导体模块中使用的功率半导体元件通常焊接到陶瓷衬底的金属化结构上,该功率半导体元件例如包括晶体管,特别是绝缘栅双极晶体管(IGBT)。因此,整个结构具有非常不同的热膨胀系数,因此,在运行期间出现的交变热负载引起额外的、特别是机械的和/或热机械的压力。
为了补偿压力因素,特别是机械的和/或热机械的压力因素,陶瓷基板被实施为比电绝缘效果所需更厚,由此,功率半导体元件与冷却体之间的热阻增加。因此,需要具有较大芯片面积的功率半导体,以便满足由于更高的热阻带来的特定应用的要求。此外,刚性焊接连接部会老化,导致过早失效,尤其是热失效。为了减少热升程并仍然达到所需的使用寿命,需要具有更大芯片面积的功率半导体。随着功率半导体模块的日益小型化,结构空间、使用寿命和成本都面临着重大挑战。
公开的文献EP 0762 496A2描述了一种功率半导体模块,其中,安置在基板上的至少一个半导体芯片由相应的接触柱接触。接触柱的位置能够根据从半导体芯片到容纳接触柱的主连接的间距来单独调整。接触柱要么借助于弹簧施加压力,要么借助于焊料层固定。
公开的文献US 2018/122782 A1描述了一种功率模块,其具有功率单元以及用于驱控功率单元的驱控单元。功率单元具有冷却体、至少一个布置在冷却体上的功率元件、以及覆盖冷却体与至少一个功率元件的绝缘层。在此,功率单元的下侧由冷却体的下侧形成,并且功率单元的上侧由热和/或电耦合到至少一个功率元件的至少一个接触表面和绝缘层的一个围绕至少一个接触表面的表面形成。
公开的文献US 2009/261472 A1描述了一种功率半导体模块和压力装置,功率半导体模块具有至少一个功率半导体芯片,当功率半导体模块固定到冷却体处时,压力装置在功率半导体芯片的上侧上施加压力。
公开的文献US 2005/230820 A1描述了一种功率半导体装置,其具有:电绝缘的和导热的衬底,该衬底至少在一侧上设有结构化的金属化结构;与衬底的另一侧导热接触的冷却装置;至少一个半导体元件,其布置在衬底上并与结构化的金属化结构电连接;具有导线结构的部分电绝缘薄膜,其至少布置在衬底的一侧上,在该侧上放置有至少一个半导体元件,并且无空腔地叠放在具有或不具有至少一个半导体元件的衬底上;以及按压装置,其经由至少一个半导体元件在衬底上局部施力,使得衬底挤压冷却装置。
公开的文献US 2006/138633 A1描述了一种半导体装置,其包含:第一和第二半导体芯片,它们在前侧和后侧上构造有电极;第一汇流排,第一半导体芯片安装在第一汇流排上,因此使得能够连接后侧电极;第二汇流排,其平行于第一汇流排地布置,与第一汇流排平行布置的第二汇流排,在第二汇流排上装配有第二半导体芯片,使得因此能够连接后侧电极;第三汇流排,其与第一半导体芯片的前侧电极压接;第四汇流排,其与第二半导体芯片的前侧电极压接;以及连接部段,其与第一汇流排和第四汇流排电连接。
公开的文献DE 102009 002191A1描述了一种具有功率半导体芯片的功率半导体模块,该功率半导体芯片具有上侧电接触区域,键合线键合到该上侧电接触区域。至少当功率半导体模块固定在冷却体处时,按压元件产生作用于键合线部段的、形成在接合线的两个相邻接合点之间的子部段上的按压力。功率半导体芯片及其下方的衬底通过该按压力压在冷却体上。
发明内容
在此背景下,本发明的目的在于进一步减小功率半导体模块所需的结构空间并延长使用寿命。
根据本发明,该目的通过一种具有至少一个功率半导体元件的功率半导体模块来实现,其中,该至少一个功率半导体元件经由介电材料层与冷却元件以电绝缘并且导热的方式连接,其中,介电材料层平放在冷却元件的表面上并借助于垂直于冷却元件的表面作用的第一力与冷却元件力配合地连接,其中,介电材料层直接接触在冷却体元件上,其中,功率半导体元件具有功率半导体,该功率半导体在朝向介电材料层的侧上与第一金属接触元件材料配合地连接,其中,功率半导体元件经由第一金属接触元件放置在介电材料层上,并且通过第一力与介电材料层力配合地连接,其中,第一金属接触元件直接接触在介电材料层上。
此外,根据本发明,该目的通过一种具有至少一个这样的功率半导体模块的功率变换器来实现。
此外,根据本发明,该目的通过一种用于制造这种功率半导体模块的方法实现,其中,介电材料层与冷却元件的表面平面地接触,其中,功率半导体元件接触在介电材料层上,并且其中,借助于垂直于冷却元件的表面作用的第一力产生到冷却元件的力配合的连接。
下面列出的关于功率半导体模块的优点和优选设计方案能够类似地应用于功率变换器和方法。
本发明基于降低功率半导体模块中的机械的和/或热机械的压力和减少所需的结构空间的思想,这由此实现,即通过介电材料层在功率半导体元件与冷却元件之间产生电绝缘的和导热的连接,其中,介电材料层与冷却元件的表面力配合地连接。功率半导体模块包括至少一个功率半导体,特别是可关断的垂直功率半导体,以及用于接触垂直功率半导体,特别是可关断的功率半导体的连接构件。连接构件例如是平面的接触元件,其由金属材料制成并且构造用于产生与导体(例如键合线)或与绝缘体(例如介电材料层)的电和/或机械连接。功率半导体具体实施为晶体管和/或二极管,其中,晶体管实施为例如绝缘栅双极晶体管(IGBT)、金属氧化物半导体场效应晶体管(MOSFET)或场效应晶体管。特别地,功率半导体元件恰好包括一个晶体管和/或恰好一个二极管,从而例如能够由两个功率半导体元件构造成半桥。
介电材料层由陶瓷材料(例如氮化铝或氧化铝)或有机材料(例如聚酰胺)制成。由于没有与冷却体的刚性连接,因此不需要对介电材料层进行金属化,从而降低了成本。例如,介电材料层的厚度d为25μm至400μm,特别是50μm至250μm。冷却元件例如设计为包含铝、铜和/或它们的合金的冷却体。在这种情况下,介电材料层平放在冷却元件的表面上。借助于垂直于冷却元件的表面作用的第一力产生力配合的连接,其中,第一力例如从壳体盖传递到功率半导体元件。通过消除与冷却体的刚性连接,显著降低了功率半导体模块中的压力,特别是机械的和/或热机械的压力,这允许将介电材料层设计得更薄,从而延长使用寿命。
此外,介电材料层直接接触到冷却元件上。在这种情况下,直接接触不包括额外的连接材料,例如粘合剂、导热膏等。通过直接接触实现了较低的部件高度,尤其与刚性焊接连接相比,在直接接触的情况下作用在介电材料层上的压力显著降低。
此外,功率半导体元件具有功率半导体,该功率半导体在朝向介电材料层的侧上与第一金属接触元件材料配合地连接,其中,功率半导体元件经由第一金属接触元件放置在介电材料层上,并且通过第一力与介电材料层力配合地连接。第一金属接触元件例如实施为小铜板或小钼板,其厚度为25μm至250μm。材料配合的连接例如通过焊接或烧结来产生。在基本上同样的电绝缘效果的情况下,通过这种金属接触元件通过散布要消散的热量来降低热阻。
此外,第一金属接触元件直接接触到介电材料层上。在这种情况下,直接接触也不需要额外的连接材料,例如粘合剂、导热膏等。通过直接接触实现了较低的部件高度,尤其与刚性焊接连接相比,在直接接触的情况下,作用在介电材料层上的压力显著降低。
另一实施方式提出,第一力经由第一汇流排传递到功率半导体元件。这种汇流排也称为母线,例如由铜制成。特别地,汇流排基本上垂直地布置在功率半导体元件上,由此,功率半导体元件中的电场线没有改变,这对运行期间的电特性具有积极的影响。尤其与键合连接相比,这种汇流排具有改进的可靠性和更长的使用寿命。由于电力传输和电气连接都是通过汇流排实现的,因此不需要额外的组件,从而节省了结构空间和成本。
另一实施方式提出,介电材料层在功率半导体元件与冷却元件的表面之间产生粘合连接。这种粘合连接例如能够经由包含有机材料例如聚酰胺的介电材料层来产生。通过除了力配合的连接之外的粘合连接来实现功率半导体模块的改进的可靠性和改进的使用寿命。
另一实施方式提出,功率半导体模块具有至少两个功率半导体元件,至少两个功率半导体元件中的每一个都分配有专用的介电材料层。例如,半桥由两个功率半导体元件构造成,半桥的两个功率半导体元件中的每一个都分配有专用的介电材料层。尤其是在具有例如最大厚度为400μm的非常薄的介电材料层的情况下,固有压力在单独的介电材料层的情况下显著降低。
另一实施方式提出,至少一个第二金属接触元件在功率半导体背离电学材料层的侧上以平面与功率半导体连接,其中,第一汇流排与第二金属接触元件直接接触,其中,第一力经由第一汇流排作用在第二金属接触元件上。第二金属接触元件设计为例如小铜板或小钼板,其具有25μm至250μm的厚度,并且保护功率半导体免通过第一汇流排造成的机械损伤或破坏。
另一实施方式提出,第二金属接触元件与功率半导体材料配合地连接。这种材料配合的连接例如通过焊接或烧结来产生。材料配合的连接实现了接触元件与功率半导体元件的最佳电连接和热连接。
另一实施例提出,第一汇流排与第二金属接触元件力配合地连接。例如,第一汇流排经由壳体盖被压到第二金属接触元件上,从而产生导热的和导电的连接。这种连接是可拆卸的并且易于制造。
另一实施方式提出,功率半导体的控制触点(特别是栅极触点)尤其经由键合连接与第三金属接触元件连接,其中,第三金属接触元件借助于垂直于冷却元件的表面作用的第二力与冷却元件力配合地连接。由于这种控制触点(如IGBT的栅极触点)尤其与载流发射极触点或集电极触点相比,具有小得多的面积,出于成本和简化生产的原因,它们经由传统的键合连接来生产。第三金属接触元件尤其设计为小铜板或小钼板,其具有25μm至250μm的厚度,并且例如能够实现短的键合线长度。
另一实施方式提出,第二力经由第二汇流排作用在第三金属接触元件上。例如,汇流排由铜制成。特别地,汇流排基本上垂直地布置在第三金属接触元件上,这对运行期间的电特性具有积极的影响。这种汇流排尤其与键合连接相比具有改进的可靠性和更长的使用寿命。由于电力传输和电气连接都是通过汇流排实现的,因此不需要额外的组件,从而节省了结构空间和成本。
另一实施方式提出,通过在功率半导体与引线框架之间产生材料配合的连接来形成功率半导体元件,其中,该引线框架包括第一金属接触元件和与第一金属接触元件连接的第三金属接触元件,其中,功率半导体元件经由引线框接触到介电材料层上,其中,在功率半导体的控制触点,特别是栅极触点与引线框的第三金属接触元件之间建立键合连接,其中,第一金属接触元件和第三金属接触元件分别借助于垂直于冷却元件表面的作用的力被固定,并且其中,引线框的第一金属接触元件与第三金属接触之间的连接分离的。在这种情况下,引线框架应理解为结构化的小金属板,其中,该结构化例如经由冲压或激光切割产生。引线框包括第一金属接触元件和第三金属接触元件,它们通过至少一个金属接片相互连接,其中,接片宽度窄于第一金属接触元件和第三金属接触元件的宽度。在第一金属接触元件与第三金属接触元件之间的至少一个接片尤其通过激光或通过机械加工(例如切割)来切断。由于第一金属接触元件和第三金属接触元件在生产期间在切断至少一个接片之前是通过力配合固定的,因此这种生产方法既简单又可靠。
附图说明
下面参照附图中所示的实施例更详细地描述和解释本发明。
图中示出:
图1示出了功率半导体模块的第一实施例的示意图,
图2示出了功率半导体模块的第二实施例的示意图,
图3示出了功率半导体模块的第三实施例的示意图,
图4示出了功率半导体模块的第四实施例的示意图,
图5示出了功率半导体模块的第五实施例的示意图,
图6示出了功率半导体模块的第六实施例的示意图,并且
图7示出了用于制造功率半导体模块的方法的示意图。
具体实施方式
下面解释的实施例是本发明的优选实施方式。在实施例中,实施方式的所描述的部分各自代表本发明的各个彼此相互独立考虑的特征,它们各自也相互独立地改进本发明并且因此也单独地或以另外示出的组合被视为本发明的组成部分。此外,所描述的实施方式还能够通过本发明的已经描述的其他特征来补充。
相同的参考符号在不同的图中具有相同的含义。
图1示出具有功率半导体元件4的功率半导体模块2的第一实施例的示意图,该功率半导体元件具有功率半导体6和介电材料层8,介电材料层与冷却元件10以电绝缘并且导热方式的连接。冷却元件10尤其设计为冷却体,其例如由铝和/或铜制成并且适用于自然对流和/或强制空气冷却。介电材料层8具有陶瓷材料(例如氮化铝或氧化铝)或有机材料(例如聚酰胺),并且平面地位于冷却元件10的表面11上。例如,介电材料层的厚度d为825μm至400μm,特别是50μm至250μm。功率半导体元件4因此经由介电材料层8与冷却元件10的表面11以电绝缘并且导热的方式连接。特别地,介电材料层8借助于导热膏12浮动地接触到冷却元件10的表面11上。导热膏12尽可能薄地涂敷。例如,使用具有非常小的颗粒的导热膏12,特别是具有在从0.04μm至4μm的范围内的颗粒尺寸。冷却元件10的表面11限定x-y平面和z方向。
功率半导体6例如设计为IGBT,并且在朝向介电材料层8的侧14上具有集电极触点C。集电极触点C与第一金属接触元件16材料配合地连接,第一金属接触元件例如由铜制成。材料配合的连接经由导电的和导热的连接物质18例如通过焊接或烧结来实现。功率半导体元件4经由第一金属接触元件6浮动地位于介电材料层8上,其中,通过导热膏12在第一金属接触元件16与电材料层8之间产生电绝缘的和导热的连接。
例如实施为IGBT的功率半导体6在背离介电材料层8的侧20上具有发射极触点E和栅极触点G,其中,例如由铜制成的第二金属接触元件22与功率半导体6的发射极触点E材料配合地连接。该材料配合的连接经由导电的和导热的连接物质18例如通过焊接或烧结产生。第一力F1经由垂直于x-y平面布置的第一汇流排24传递到第二金属接触元件22。经由第一力F1将功率半导体元件4压在介电材料层8上,并且介电材料层8压在冷却元件10的表面11上,使功率半导体元件4与介电材料层8以及介电材料层8与冷却元件10力配合地连接。
第三金属接触元件26经由(特别是粘合的)绝缘体28与第一金属接触元件16连接,特别是粘性连接,其中,功率半导体4的栅极触点G经由键合连接30与第三金属接触元件26接触。此外,第三金属接触元件26借助于经由第二汇流排32传递的、平行于第一力F1作用的第二力F2压在第一金属接触元件16上。
图2示出了功率半导体模块2的第二实施例的示意图。利用第二力F2将第三金属接触元件26经由第二汇流排32压到介电材料层8上,其中,通过在第三金属接触元件26与介电材料层8之间的导热膏12建立电绝缘的和导热的连接。图2中功率半导体模块2的其他设计方案对应于图1中的设计方案。
图3示出了功率半导体模块2的第三实施例的示意图。介电材料层8与冷却元件10的表面11直接接触。在上下文中,直接接触不包括额外的连接构件,例如胶水、焊料、导热膏等。此外,功率半导体元件4的第一金属接触元件16与介电材料层8直接接触。介电材料层8能够设计为由有机材料(例如聚酰胺)制成的粘合的绝缘体。
功率半导体元件4与冷却元件10的表面11之间的粘性连接能够通过这种粘合绝缘体来产生。通过借助于汇流排24,32进行的按压,功率半导体元件4通过介电材料层8与冷却元件10的表面11以电绝缘并且导热的方式连接。图3中功率半导体模块2的进一步设计方案对应于图3中的设计方案。
图4示出了功率半导体模块2的第四实施例的示意图,其示例性地具有两个功率半导体元件4。两个功率半导体元件4被分配共同的介电材料层8。功率半导体模块2也能够具有多于两个的功率半导体元件4,这些功率半导体元件被分配共同的介电材料层8。
功率半导体元件4分别均经由第一金属接触元件16浮动地位于共同的介电材料层8上。通过导热膏12在相应的第一金属接触元件16与共同的介电材料层8之间产生电绝缘的和导热的连接。此外,共同的介电材料层8借助于导热膏12浮动地在冷却元件10的表面11上接触。通过借助于汇流排24,32的按压,功率半导体元件4经由共同的介电材料层8与冷却元件10的表面11以电绝缘并且导热的方式连接。
相应的功率半导体元件4的第一金属接触元件16也能够直接与共同的介电材料层8接触,和/或共同的介电材料层8也能够直接与冷却元件10的表面11接触,其中,通过按压建立电绝缘的和导热的连接。图4中功率半导体模块2的其他设计方案对应于图2中的设计方案。
图5示出了功率半导体模块2的第五实施例的示意图,其示例性地具有两个功率半导体元件4。两个功率半导体元件4中的每一个分配有专用的介电材料层8。功率半导体模块2也能够具有多于两个的功率半导体元件4,功率半导体元件相应地分配有专用的介电材料层8。图5中功率半导体模块2的其他设计方案对应于图4中的设计方案。
图6示出了功率半导体模块2的第六实施例的示意图,其示例性地具有两个功率半导体元件4。两个功率半导体元件4中的每一个分配有专用的介电材料层8,其中,相应的功率半导体元件4的第一金属接触元件16直接接触专用的介电材料层8。此外,介电材料层8分别与冷却元件10的表面11直接接触。图6中功率半导体模块2的其他设计方案对应于图3中的设计方案。
图7示出了用于制造功率半导体模块2的方法的示意图。介电材料层8与冷却元件10的表面11平面地接触。此外,为了形成功率半导体元件4,例如设计为IGBT的功率半导体6的集电极触点C与引线框34材料配合地连接,其中,引线框34包括第一金属接触元件16和与第一金属接触元件16连接的第三金属接触元件26。此外,第二金属接触元件22与功率半导体6的发射极触点E材料配合地连接,并且功率半导体元件4经由引线框34接触在介电材料层8上。
在随后的步骤中,在栅极触点G、功率半导体6与引线框架34的第三金属接触元件26之间产生键合连接30。第一金属接触元件16和第三金属接触元件26分别借助于垂直于冷却元件10的表面11作用的力F1,F2被固定。
在随后的步骤中,引线框34的第一金属接触元件16与第三金属接触元件26之间的连接分离。该连接例如借助于激光或通过机械加工来分离。图7中的功率半导体模块2的其他实施例例如对应图2中的实施例,其他实施例类似地实现。
综上所述,本发明涉及一种具有至少一个功率半导体元件4的功率半导体模块2。为了减小功率半导体模块2所需的结构空间并提高其使用寿命而提出将至少一个功率半导体元件4通过介电材料层8与冷却元件10以电绝缘的和导热的方式连接,其中,介电材料层8平放在冷却元件10的表面11上并且通过垂直于冷却元件10的表面11作用的第一力F1与冷却元件10力配合地连接。

Claims (12)

1.一种功率半导体模块(2),具有至少一个功率半导体元件(4),
其中,所述至少一个功率半导体元件(4)经由介电材料层(8)与冷却元件(10)以电绝缘并且导热的方式连接,
其中,所述介电材料层(8)以平面放置在所述冷却元件(10)的表面(11)上,并且
所述介电材料层借助于垂直于所述冷却元件(10)的表面(11)作用的第一力(F1)与所述冷却元件(10)力配合地连接,
其中,所述介电材料层(8)直接接触到所述冷却元件(10)上,其中,所述功率半导体元件(4)具有功率半导体(6),所述功率半导体在朝向所述介电材料层(8)的侧(14)上与第一金属接触元件(16)材料配合地连接,
其中,所述功率半导体元件(4)经由所述第一金属接触元件(16)放置在所述介电材料层(8)上,并且
所述功率半导体元件通过所述第一力(F1)与所述介电材料层(8)力配合地连接,
其中,所述第一金属接触元件(16)直接接触到所述介电材料层(8)上。
2.根据权利要求1所述的功率半导体模块(2),其中,所述第一力(F1)经由第一汇流排(24)传递到所述功率半导体元件(4)上。
3.根据前述权利要求中任一项所述的功率半导体模块(2),其中,所述介电材料层(8)在所述功率半导体元件(4)与所述冷却元件(10)的所述表面(11)之间产生粘性连接。
4.根据前述权利要求中任一项所述的功率半导体模块(2),具有至少两个功率半导体元件(4),其中,至少两个所述功率半导体元件(4)中的每一个配有专用的介电材料层(8)。
5.根据前述权利要求中任一项所述的功率半导体模块(2),
其中,至少一个第二金属接触元件(22)以平面在所述功率半导体(6)的背离所述介电材料层(8)的侧(20)上与所述功率半导体(6)连接,
其中,第一汇流排(24)与所述第二金属接触元件(22)直接接触,
其中,所述第一力(F1)经由所述第一汇流排(24)作用在所述第二金属接触元件(22)上。
6.根据权利要求5所述的功率半导体模块(2),其中,所述第二金属接触元件(22)与所述功率半导体(6)材料配合地连接。
7.根据权利要求5或6中的一项所述的功率半导体模块(2),其中,所述第一汇流排(24)与所述第二金属接触元件(22)力配合地连接。
8.根据前述权利要求中任一项所述的功率半导体模块(2),
其中,所述功率半导体(6)的控制触点、特别是栅极触点(G)尤其经由键合连接(30)与第三金属接触元件(26)连接,
其中,所述第三金属接触元件(26)借助于垂直于所述冷却元件(10)的所述表面(11)作用的第二力(F2)与冷却元件(10)力配合地连接。
9.根据权利要求8所述的功率半导体模块(2),其中,所述第二力(F2)经由第二汇流排(32)作用在所述第三金属接触元件(26)上。
10.一种功率变换器,具有至少一个根据前述权利要求中任一项所述的功率半导体模块(2)。
11.一种用于制造根据权利要求1至9中任一项所述的功率半导体模块(2)的方法,
其中,所述介电材料层(8)以平面与所述冷却元件(10)的所述表面(11)接触,
其中,所述功率半导体元件(4)接触到所述介电材料层(8)上,并且
其中,借助于垂直于所述冷却元件(10)的所述表面(11)作用的第一力(F1)产生与所述冷却元件(10)的力配合的连接。
12.根据权利要求11所述的方法,
其中,通过生成所述功率半导体(6)与引线框(34)的材料配合的连接来形成所述功率半导体元件(4),
其中,所述引线框(34)包括所述第一金属接触元件(16)和第三金属接触元件(26),所述第三金属接触元件与所述第一金属接触元件(16)连接,
其中,所述功率半导体元件(4)经由所述引线框(34)接触到所述介电材料层(8)上,
其中,在所述功率半导体(6)的控制触点、特别是栅极触点(G)与所述引线框架(34)的所述第三金属接触元件(26)之间产生键合连接(30),
其中,所述第一金属接触元件(16)和所述第三金属接触元件(26)分别借助于垂直于所述冷却元件(10)的所述表面(11)作用的力(F1,F2)固定,并且
其中,所述引线框(34)的所述第一金属接触元件(16)与所述第三金属接触元件(26)之间的连接被分离。
CN202180042071.6A 2020-06-15 2021-04-27 具有至少一个功率半导体元件的功率半导体模块 Pending CN115702491A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP20179978.0 2020-06-15
EP20179978.0A EP3926670A1 (de) 2020-06-15 2020-06-15 Leistungshalbleitermodul mit zumindest einem leistungshalbleiterelement
PCT/EP2021/060903 WO2021254679A1 (de) 2020-06-15 2021-04-27 Leistungshalbleitermodul mit zumindest einem leistungshalbleiterelement

Publications (1)

Publication Number Publication Date
CN115702491A true CN115702491A (zh) 2023-02-14

Family

ID=71103211

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202180042071.6A Pending CN115702491A (zh) 2020-06-15 2021-04-27 具有至少一个功率半导体元件的功率半导体模块

Country Status (4)

Country Link
US (1) US20230352362A1 (zh)
EP (2) EP3926670A1 (zh)
CN (1) CN115702491A (zh)
WO (1) WO2021254679A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4224521A1 (de) 2022-02-07 2023-08-09 Siemens Aktiengesellschaft Halbleiteranordnung mit einem halbleiterelement mit einem durch thermisches spritzen hergestellten kontaktierungselement sowie ein verfahren zur herstellung desselben
WO2024114961A1 (de) 2022-11-30 2024-06-06 Siemens Aktiengesellschaft Halbleiteranordnung mit zumindest einem halbleiterelement
EP4379789A1 (de) 2022-11-30 2024-06-05 Siemens Aktiengesellschaft Halbleiteranordnung mit zumindest einem halbleiterelement

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19530264A1 (de) 1995-08-17 1997-02-20 Abb Management Ag Leistungshalbleitermodul
DE102004018476B4 (de) * 2004-04-16 2009-06-18 Infineon Technologies Ag Leistungshalbleiteranordnung mit kontaktierender Folie und Anpressvorrichtung
DE102004051039B4 (de) * 2004-10-20 2008-06-26 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul mit Druckkontakteinrichtung
JP2006186170A (ja) * 2004-12-28 2006-07-13 Nissan Motor Co Ltd 半導体装置
US7808100B2 (en) * 2008-04-21 2010-10-05 Infineon Technologies Ag Power semiconductor module with pressure element and method for fabricating a power semiconductor module with a pressure element
DE102009002191B4 (de) * 2009-04-03 2012-07-12 Infineon Technologies Ag Leistungshalbleitermodul, Leistungshalbleitermodulanordnung und Verfahren zur Herstellung einer Leistungshalbleitermodulanordnung
DE102010041892A1 (de) * 2010-10-01 2012-04-05 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul mit einem Grundmodul und einem Verbindungsmodul
DE102015208348B3 (de) * 2015-05-06 2016-09-01 Siemens Aktiengesellschaft Leistungsmodul sowie Verfahren zum Herstellen eines Leistungsmoduls

Also Published As

Publication number Publication date
EP4118681C0 (de) 2024-04-10
EP4118681A1 (de) 2023-01-18
WO2021254679A1 (de) 2021-12-23
EP4118681B1 (de) 2024-04-10
EP3926670A1 (de) 2021-12-22
US20230352362A1 (en) 2023-11-02

Similar Documents

Publication Publication Date Title
US20240030177A1 (en) Double-sided cooling type power module and manufacturing method therefor
JP4569473B2 (ja) 樹脂封止型パワー半導体モジュール
CN115702491A (zh) 具有至少一个功率半导体元件的功率半导体模块
US9129931B2 (en) Power semiconductor module and power unit device
CN115917737A (zh) 具有至少三个功率单元的功率模块
US9437508B2 (en) Method for manufacturing semiconductor device and semiconductor device
JP2000164800A (ja) 半導体モジュール
EP2889902B1 (en) Electric power semiconductor device
WO2005119896A1 (ja) インバータ装置
WO2022123870A1 (ja) 電気回路体、電力変換装置、および電気回路体の製造方法
CN113039636A (zh) 功率半导体装置
WO2022137692A1 (ja) 電気回路体および電力変換装置
JP2018073923A (ja) 電力用半導体装置、電力用半導体装置の製造方法および電力変換装置
KR20210041426A (ko) 전력용 반도체 모듈 및 그 제조 방법
CN113261095A (zh) 半导体装置、半导体装置的制造方法及电力转换装置
CN116646326B (zh) 智能功率模块和具有其的电子设备
WO2022137701A1 (ja) 電気回路体および電力変換装置
US20240038618A1 (en) Semiconductor module comprising at least one semiconductor element
WO2022137704A1 (ja) パワーモジュールおよび電力変換装置
EP4250350A1 (en) Power component, power submodule and power module
JP7278077B2 (ja) 半導体装置およびその製造方法
EP4261878A1 (en) Multi-chip device with gate redistribution structure
JP2022070483A (ja) パワー半導体モジュール及びその製造方法並びに電力変換装置
CN117913059A (zh) 引脚件、连接件及其制作方法以及功率模块的制作方法
CN113314495A (zh) 用于芯片组装的金属接片

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination