CN1349657A - 具有密封底层填料的填料的控制熔塌芯片连接(c4)集成电路封装 - Google Patents

具有密封底层填料的填料的控制熔塌芯片连接(c4)集成电路封装 Download PDF

Info

Publication number
CN1349657A
CN1349657A CN00807126A CN00807126A CN1349657A CN 1349657 A CN1349657 A CN 1349657A CN 00807126 A CN00807126 A CN 00807126A CN 00807126 A CN00807126 A CN 00807126A CN 1349657 A CN1349657 A CN 1349657A
Authority
CN
China
Prior art keywords
substrate
integrated circuit
underfilling
encapsulation
filler
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN00807126A
Other languages
English (en)
Other versions
CN1165979C (zh
Inventor
S·拉马林加姆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of CN1349657A publication Critical patent/CN1349657A/zh
Application granted granted Critical
Publication of CN1165979C publication Critical patent/CN1165979C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83909—Post-treatment of the layer connector or bonding area
    • H01L2224/83951—Forming additional members, e.g. for reinforcing, fillet sealant
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

一种密封工艺步骤,将填料分散到可以包括安装到基板上的集成电路的集成电路封装上。该封装可以包括附着到集成电路和基板上的底层填料及密封所说底层填料及IC的填料。所说填料形成的均匀密封可以防止热机械负载期间集成电路(管芯)龟裂。

Description

具有密封底层填料的填料的 控制熔塌芯片连接(C4)集成电路封装
发明的背景
1.发明的领域
本发明涉及一种集成电路封装
2.背景信息
集成电路一般被组装到将焊接到印刷电路板上的封装中。图1示出了一种一般称为倒装芯片或C4封装的集成电路封装。集成电路1含有数个将焊接到基板3的上表面上的焊料凸点2。
基板3一般由热膨胀系数与集成电路不同的复合材料构成。封装温度的任何变化，都会引起集成电路1和基板3的不同膨胀。不同的膨胀会产生可能造成焊料凸点2龟裂的应力。该焊料凸点2运载集成电路1和基板3间的电流，所以凸点2的任何龟裂都会影响电路1的工作。
封装可以包括位于集成电路1和基板3间的底层填料4。该底层填料4一般是加强焊点可靠性和IC封装的热机械水汽稳定性的环氧树脂。
封装可以具有按两维阵列形式排列在集成电路1的底面上的数百焊料凸点2。环氧树脂4一般通过沿集成电路的一侧分散一条未固化环氧树脂材料线，加于焊料凸点界面上。然后，环氧树脂流到焊料凸点之间。环氧树脂4必须按能覆盖所有焊料凸点2的形式分散。
希望仅在集成电路的一侧分散环氧树脂4，以确保不在底层填料中形成气穴。气穴会减弱集成电路/基板界面的结构完整性。此外，底层填料4必须与基板3和集成电路1具有良好的粘附强度，以防止热和水汽负载期间的剥离。因此，环氧树脂4必须是处于可以在整个集成电路/基板界面之下流动的状态，同时具有良好的粘附特性的材料。
基板3一般由陶瓷材料构成。陶瓷材料对于批量生产来说较贵。因此，希望提供用于C4封装的有机基板。有机基板容易吸收会在底层填充过程中释放出来的水汽。底层填充工艺期间释放的水汽会在底层填料中产生空洞。有机基板还容易具有较陶瓷基板高的热膨胀系数，这样会在管芯、底层填料和焊料凸点中形成较大应力。环氧树脂中的较大应力会导致热负载期间发生龟裂，该龟裂会延伸到基板中，并会由于使金属线条断裂而造成封装失效。较大应力还会导致热负载期间管芯失效，并且提高对空气和水汽空洞的敏感性。尤其是对于具有较高凸点密度的封装来说，热负载期间，凸点会伸到空洞内。所以，希望提供一种能够利用有机基板的C4封装。
发明的概述
本发明的一个实施例是可以包括安装在基板上的集成电路的集成电路封装。该封装可以包括附着于集成电路和基板上的底层填料和密封底层填料的填料。
附图简介
图1是现有技术集成电路封装的侧视图；
图2是本发明的集成电路封装一个实施例的俯视图；
图3是该集成电路封装的放大侧视图；
图4是展示组装该集成电路封装的方法的示图。
发明的详细描述
利用参考数字更具体地参照各附图，图2和3示出了本发明的集成电路封装10的实施例。封装10可以包括具有第一表面14和第二相对表面16的基板12。集成电路18可以通过多个焊料凸点20附着于基板12的第一表面14上。焊料凸点20可以按两维阵列的方式排列于集成电路18上。可以利用一般称作控制熔塌芯片连接(C4)的方法，将焊料凸点20附着于集成电路18上和基板12上。
焊料凸点20可以在集成电路18和基板12之间运载电流。在一个实施例中，基板12可以包括有机介电材料。封装10可以包括多个附着到基板12的第二表面16的焊料球22。焊料球22可以回流，使封装10附着到印刷电路板(未示出)上。
基板12可以含有布线条、电源/接地面、通道等，它们将第一表面14上的焊料凸点20电连接到第二表面16上的焊料球22。集成电路18可以通过密封剂(未示出)密封。此外，封装10可以引入例如金属散热片或热沉等热元件(未示出)，用于散发集成电路18产生的热。
封装10可以包括附着于集成电路18和基板12上的第一底层填料24。封装10还可以包括附着到基板12和集成电路18上的第二底层填料26。第二底层填料26可以形成包围和密封IC的边缘和第一底层填料24的环形填料。第二材料26的均匀密封作用可以防止水汽迁移、集成电路和第一底层填料龟裂。该密封工艺还可以减少安装有陶瓷基板的IC的剥离。
第一底层填料24可以是产品名称为Semicoat 5230-JP由日本的Shin-Itsu制造的环氧树脂。Semicoat 5230-JP材料具有优异的流动性和粘附性。第二底层填料26可以是产品名称为Semicoat 122X由Shin-Itsu制造的酸酐环氧树脂(anhydride epoxy)。Semicoat 122X材料的粘附性低于Semicoat 5230-JP，但更耐疲劳/龟裂。
图4示出了组装封装10的方法。首先，可以在烘箱28中烘焙基板12，去除基板材料中的水汽。较好是在高于其余底层填充工艺步骤的工艺温度的温度下烘焙基板12，以确保在随后的步骤中不会释放水汽。例如，可以在163℃的温度下烘焙基板12。
烘焙工艺后，可以将集成电路18安装到基板12上。一般通过回流焊料凸点20安装集成电路18。
可以在第一分散台30，沿集成电路18的一侧在基板12上分散第一底层填料24。第一底层填料24可以在灯芯作用下在集成电路18和基板12间流动。例如，可以在110-120℃的温度下，分散第一底层填料24。可以有一系列分散步骤，以充分填充集成电路18和基板12间的空间。
然后，可以通过烘箱32移动封装10，完成第一底层填充材料24的流动和部分凝胶化。例如，可以在烘箱32中，将该底层填料24加热到120-145℃的温度，以便使底层填料24部分凝胶化。部分凝胶化可以减少空洞的形成，改善集成电路18和底层填料24间的粘附性。粘附性的改善可以减少水汽的迁移和底层填料24与IC 18间的剥离，以及底层填料24与基板12的剥离。空洞形成的减少可以减少热负载期间凸点的伸出。可以在灯芯作用期间通过加热底层填料的烘箱32连续移动封装。在灯芯作用期间连续移动基板12，可以减少底层填充集成电路需要的时间，所以可以降低制造封装的成本。基板12可以在传送带(未示出)上通过烘箱在工作台30和34间移动。
可以在第二分散台34，沿集成电路18的四侧，在基板12上分散第二底层填充材料26。第二材料26可以按形成包封和密封第一材料24的填料的方式分散。例如，可以在约80-120℃的温度下，分散第二底层填料26。
第一和第二底层填充材料24和26可以固化为硬化状态。材料的固化可以在约150℃的温度下进行。底层填料24和26固化后，可以将焊料球22附着到基板12的第二表面16上。
尽管结合附图介绍和展示了特定的例示实施例，但应理解，这些实施例仅仅是例示，并非对宽范围发明的限制，由于对所属领域的普通技术人员来说，可以产生各种其它改进，所以本发明不限于所展示和介绍的特定结构和设置。

Claims (18)

1.一种集成电路封装，包括：
基板；
安装到所说基板的所说第一表面的集成电路；
安装到所说基板和所说集成电路上的底层填料；及
密封所说底层填料的填料。
2.根据权利要求1的封装，其中所说填料包围绕所说底层填料。
3.根据权利要求1的封装，其中所说填料附着到所说集成电路和所说基板上。
4.根据权利要求1的封装，其中所说底层填料是环氧树脂。
5.根据权利要求4的封装，其中所说填料是酸酐环氧树脂。
6.根据权利要求1的封装，还包括附着到所说集成电路和所说基板上的焊料凸点。
7.一种底层填充安装到基板上的集成电路的方法，包括以下步骤：
分散将附着到集成电路和基板上的底层填料；及
密封底层填料密封。
8.根据权利要求7的方法，其中底层填料在集成电路和基板间流动。
9.根据权利要求8的方法，其中在集成电路和基板间流动的同时，基板在烘箱中移动。
10.根据权利要求7的方法，还包括在分散底层填料之前，加热基板的步骤。
11.根据权利要求10的方法，还包括将底层填料加热到部分凝胶态的步骤。
12.根据权利要求10的方法，其中将基板加热到高于所说部分凝胶态的底层填料的温度的步骤。
13.根据权利要求7的方法，还包括在分散底层填料之前利用焊料凸点将集成电路安装到基板上的步骤。
14.根据权利要求13的方法，还包括将焊料球附着到基板上的步骤。
15.一种将集成电路安装和底层填充到基板上的方法，包括以下步骤：
烘焙基板；
将集成电路安装到基板上；
在基板上分散底层填料；及
在底层填料周围形成填料。
16.根据权利要求15的方法，其中在集成电路和基板间流动的同时，基板在烘箱中移动。
17.根据权利要求16的方法，在分散底层填料之前，还包括利用焊料凸点将集成电路安装到基板上的步骤。
18.根据权利要求17的方法，还包括在基板附着焊料球的步骤。
CNB008071268A 1999-03-03 2000-02-14 集成电路封装方法 Expired - Fee Related CN1165979C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/262,131 US6238948B1 (en) 1999-03-03 1999-03-03 Controlled collapse chip connection (C4) integrated circuit package that has a fillet which seals an underfill material
US09/262131 1999-03-03

Publications (2)

Publication Number Publication Date
CN1349657A true CN1349657A (zh) 2002-05-15
CN1165979C CN1165979C (zh) 2004-09-08

Family

ID=22996276

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008071268A Expired - Fee Related CN1165979C (zh) 1999-03-03 2000-02-14 集成电路封装方法

Country Status (7)

Country Link
US (1) US6238948B1 (zh)
JP (1) JP2002540593A (zh)
KR (1) KR100504635B1 (zh)
CN (1) CN1165979C (zh)
AU (1) AU3231800A (zh)
MX (1) MXPA01008691A (zh)
WO (1) WO2000052739A2 (zh)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6284173B1 (en) * 1998-11-06 2001-09-04 Nordson Corporation Method for vacuum encapsulation of semiconductor chip packages
US6528345B1 (en) 1999-03-03 2003-03-04 Intel Corporation Process line for underfilling a controlled collapse
US20020014688A1 (en) * 1999-03-03 2002-02-07 Suresh Ramalingam Controlled collapse chip connection (c4) integrated circuit package which has two dissimilar underfill materials
US6559670B1 (en) * 1999-11-16 2003-05-06 Lsi Logic Corporation Backside liquid crystal analysis technique for flip-chip packages
US6617195B1 (en) * 2000-07-24 2003-09-09 Advanced Micro Devices, Inc. Method of reflowing organic packages using no-clean flux
US6735346B2 (en) * 2000-12-11 2004-05-11 Essex Corporation HD fourier transforms for irregularly sampled data
US6573592B2 (en) * 2001-08-21 2003-06-03 Micron Technology, Inc. Semiconductor die packages with standard ball grid array footprint and method for assembling the same
US6815831B2 (en) * 2001-12-12 2004-11-09 Intel Corporation Flip-chip device with multi-layered underfill having graded coefficient of thermal expansion
US7238550B2 (en) * 2002-02-26 2007-07-03 Tandon Group Ltd. Methods and apparatus for fabricating Chip-on-Board modules
US6798806B1 (en) * 2002-09-03 2004-09-28 Finisar Corporation Hybrid mirror VCSELs
US7242097B2 (en) * 2003-06-30 2007-07-10 Intel Corporation Electromigration barrier layers for solder joints
US7026376B2 (en) * 2003-06-30 2006-04-11 Intel Corporation Fluxing agent for underfill materials
US20050121310A1 (en) * 2003-12-03 2005-06-09 Intel Corporation Method and substrate to control flow of underfill
US7068125B2 (en) * 2004-03-04 2006-06-27 Robert Bosch Gmbh Temperature controlled MEMS resonator and method for controlling resonator frequency
US7745256B2 (en) * 2008-05-05 2010-06-29 International Business Machines Corporation Rectangular-shaped controlled collapse chip connection
US7915732B2 (en) * 2008-06-30 2011-03-29 International Business Mahines Corporation Production of integrated circuit chip packages prohibiting formation of micro solder balls
KR101330225B1 (ko) * 2012-05-25 2013-11-18 피에스케이 주식회사 기판 접합 방법 및 기판 리플로우 처리 장치

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63239827A (ja) * 1987-03-27 1988-10-05 Hitachi Ltd 半導体装置
JP2699350B2 (ja) 1987-04-28 1998-01-19 ソニー株式会社 デジタルｐｌｌ回路
JPS6455832A (en) 1987-08-27 1989-03-02 Seiko Instr & Electronics Mounting method for semiconductor element
EP0340492A3 (en) 1988-05-02 1990-07-04 International Business Machines Corporation Conformal sealing and interplanar encapsulation of electronic device structures
JPH0256941A (ja) 1988-08-20 1990-02-26 Matsushita Electric Works Ltd 半導体素子の封止方法
JPH0639563B2 (ja) 1989-12-15 1994-05-25 株式会社日立製作所 半導体装置の製法
US5371328A (en) 1993-08-20 1994-12-06 International Business Machines Corporation Component rework
JPH08153830A (ja) 1994-11-29 1996-06-11 Toshiba Corp 半導体装置およびその製造方法
EP0778616A3 (en) 1995-12-05 1999-03-31 Lucent Technologies Inc. Method of packaging devices with a gel medium confined by a rim member
US5766982A (en) * 1996-03-07 1998-06-16 Micron Technology, Inc. Method and apparatus for underfill of bumped or raised die
US5821456A (en) 1996-05-01 1998-10-13 Motorola, Inc. Microelectronic assembly including a decomposable encapsulant, and method for forming and reworking same
US5919329A (en) * 1997-10-14 1999-07-06 Gore Enterprise Holdings, Inc. Method for assembling an integrated circuit chip package having at least one semiconductor device
US5998242A (en) * 1997-10-27 1999-12-07 Lsi Logic Corporation Vacuum assisted underfill process and apparatus for semiconductor package fabrication

Also Published As

Publication number Publication date
AU3231800A (en) 2000-09-21
KR20010113723A (ko) 2001-12-28
KR100504635B1 (ko) 2005-08-03
US6238948B1 (en) 2001-05-29
WO2000052739A3 (en) 2001-01-11
CN1165979C (zh) 2004-09-08
MXPA01008691A (es) 2002-03-14
JP2002540593A (ja) 2002-11-26
WO2000052739A2 (en) 2000-09-08

Similar Documents

Publication Publication Date Title
CN1165979C (zh) 集成电路封装方法
US7900809B2 (en) Solder interconnection array with optimal mechanical integrity
US5120678A (en) Electrical component package comprising polymer-reinforced solder bump interconnection
US7898083B2 (en) Method for low stress flip-chip assembly of fine-pitch semiconductor devices
CN1157782C (zh) 利用加热到部分凝胶态的底层填料底层填充控制熔塌芯片连接(c4)集成电路封装的方法
US20030096453A1 (en) Integrated void-free process for assembling a solder bumped chip
EP1186212B1 (en) Integrated circuit package having a substrate vent hole
KR100522383B1 (ko) 두 가지 다른 하부 충전 재료를 갖는 붕괴 제어형 칩 접속(ｃ4) 집적회로 패키지의 제조 방법
US6528345B1 (en) Process line for underfilling a controlled collapse
KR100498675B1 (ko) 두 가지 다른 하부 충전 재료를 갖는 붕괴 제어형 칩접속(ｃ4) 집적회로 패키지
JPH1098077A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20040908

Termination date: 20150214

EXPY Termination of patent right or utility model