CN1269029C - 流水线处理器的异常管理 - Google Patents
流水线处理器的异常管理 Download PDFInfo
- Publication number
- CN1269029C CN1269029C CNB018207081A CN01820708A CN1269029C CN 1269029 C CN1269029 C CN 1269029C CN B018207081 A CNB018207081 A CN B018207081A CN 01820708 A CN01820708 A CN 01820708A CN 1269029 C CN1269029 C CN 1269029C
- Authority
- CN
- China
- Prior art keywords
- unusual
- streamline
- instruction
- execution pipeline
- multistage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 claims description 14
- 230000005856 abnormality Effects 0.000 claims description 10
- 230000002547 anomalous effect Effects 0.000 claims description 6
- 230000001902 propagating effect Effects 0.000 abstract 3
- 238000007726 management method Methods 0.000 abstract 1
- 230000002159 abnormal effect Effects 0.000 description 11
- 230000005540 biological transmission Effects 0.000 description 6
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000012217 deletion Methods 0.000 description 2
- 230000037430 deletion Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000008676 import Effects 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000001143 conditioned effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
- G06F9/3865—Recovery, e.g. branch miss-prediction, exception handling using deferred exception handling, e.g. exception flags
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
Abstract
Description
Claims (25)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/738,081 US6823448B2 (en) | 2000-12-15 | 2000-12-15 | Exception handling using an exception pipeline in a pipelined processor |
US09/738,081 | 2000-12-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1481529A CN1481529A (zh) | 2004-03-10 |
CN1269029C true CN1269029C (zh) | 2006-08-09 |
Family
ID=24966484
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018207081A Expired - Fee Related CN1269029C (zh) | 2000-12-15 | 2001-12-10 | 流水线处理器的异常管理 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6823448B2 (zh) |
JP (1) | JP3781419B2 (zh) |
KR (1) | KR100571322B1 (zh) |
CN (1) | CN1269029C (zh) |
TW (1) | TWI223196B (zh) |
WO (1) | WO2002048873A2 (zh) |
Families Citing this family (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US7653710B2 (en) | 2002-06-25 | 2010-01-26 | Qst Holdings, Llc. | Hardware task manager |
US7962716B2 (en) | 2001-03-22 | 2011-06-14 | Qst Holdings, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US7752419B1 (en) | 2001-03-22 | 2010-07-06 | Qst Holdings, Llc | Method and system for managing hardware resources to implement system functions using an adaptive computing architecture |
US20040133745A1 (en) * | 2002-10-28 | 2004-07-08 | Quicksilver Technology, Inc. | Adaptable datapath for a digital processing system |
US6577678B2 (en) | 2001-05-08 | 2003-06-10 | Quicksilver Technology | Method and system for reconfigurable channel coding |
US7046635B2 (en) | 2001-11-28 | 2006-05-16 | Quicksilver Technology, Inc. | System for authorizing functionality in adaptable hardware devices |
US6986021B2 (en) | 2001-11-30 | 2006-01-10 | Quick Silver Technology, Inc. | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements |
US8412915B2 (en) | 2001-11-30 | 2013-04-02 | Altera Corporation | Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements |
US7215701B2 (en) | 2001-12-12 | 2007-05-08 | Sharad Sambhwani | Low I/O bandwidth method and system for implementing detection and identification of scrambling codes |
US7403981B2 (en) * | 2002-01-04 | 2008-07-22 | Quicksilver Technology, Inc. | Apparatus and method for adaptive multimedia reception and transmission in communication environments |
US6981079B2 (en) * | 2002-03-21 | 2005-12-27 | International Business Machines Corporation | Critical datapath error handling in a multiprocessor architecture |
US7660984B1 (en) | 2003-05-13 | 2010-02-09 | Quicksilver Technology | Method and system for achieving individualized protected space in an operating system |
US7328414B1 (en) | 2003-05-13 | 2008-02-05 | Qst Holdings, Llc | Method and system for creating and programming an adaptive computing engine |
US8108656B2 (en) | 2002-08-29 | 2012-01-31 | Qst Holdings, Llc | Task definition for specifying resource requirements |
US7065665B2 (en) * | 2002-10-02 | 2006-06-20 | International Business Machines Corporation | Interlocked synchronous pipeline clock gating |
US7937591B1 (en) | 2002-10-25 | 2011-05-03 | Qst Holdings, Llc | Method and system for providing a device which can be adapted on an ongoing basis |
US8276135B2 (en) | 2002-11-07 | 2012-09-25 | Qst Holdings Llc | Profiling of software and circuit designs utilizing data operation analyses |
US7225301B2 (en) | 2002-11-22 | 2007-05-29 | Quicksilver Technologies | External memory controller node |
US6856270B1 (en) | 2004-01-29 | 2005-02-15 | International Business Machines Corporation | Pipeline array |
US7386756B2 (en) * | 2004-06-17 | 2008-06-10 | Intel Corporation | Reducing false error detection in a microprocessor by tracking instructions neutral to errors |
US7555703B2 (en) * | 2004-06-17 | 2009-06-30 | Intel Corporation | Method and apparatus for reducing false error detection in a microprocessor |
US7370243B1 (en) * | 2004-06-30 | 2008-05-06 | Sun Microsystems, Inc. | Precise error handling in a fine grain multithreaded multicore processor |
KR100664922B1 (ko) * | 2004-08-21 | 2007-01-04 | 삼성전자주식회사 | 자바 보안 기능 개선 방법 |
US20060168485A1 (en) * | 2005-01-26 | 2006-07-27 | Via Technologies, Inc | Updating instruction fault status register |
JP5245237B2 (ja) * | 2006-09-29 | 2013-07-24 | 富士通セミコンダクター株式会社 | エラー処理方法 |
US8359604B2 (en) * | 2009-01-22 | 2013-01-22 | Microsoft Corporation | Propagating unobserved exceptions in a parallel system |
US8688964B2 (en) * | 2009-07-20 | 2014-04-01 | Microchip Technology Incorporated | Programmable exception processing latency |
KR101814221B1 (ko) | 2010-01-21 | 2018-01-02 | 스비랄 인크 | 스트림 기반 계산을 구현하기 위한 범용 다중 코어 시스템을 위한 방법 및 장치 |
US8631279B2 (en) | 2011-06-07 | 2014-01-14 | Microsoft Corporation | Propagating unobserved exceptions in distributed execution environments |
CN103294567B (zh) * | 2013-05-31 | 2015-10-28 | 中国航天科技集团公司第九研究院第七七一研究所 | 一种单发射五级流水处理器的精确异常处理方法 |
GB2595476B (en) * | 2020-05-27 | 2022-05-25 | Graphcore Ltd | Exception handling |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5297263A (en) * | 1987-07-17 | 1994-03-22 | Mitsubishi Denki Kabushiki Kaisha | Microprocessor with pipeline system having exception processing features |
US5325495A (en) * | 1991-06-28 | 1994-06-28 | Digital Equipment Corporation | Reducing stall delay in pipelined computer system using queue between pipeline stages |
JPH05265739A (ja) * | 1992-03-16 | 1993-10-15 | Sankyo Seiki Mfg Co Ltd | 磁気テープ装置のプログラム変更方法 |
KR0175116B1 (ko) | 1993-12-15 | 1999-04-01 | 윌리엄 더블유. 켈리 | 명령 인출 및 해제제어를 함유한 슈퍼스칼라 마이크로프로세서명령파이프라인 |
US5889982A (en) * | 1995-07-01 | 1999-03-30 | Intel Corporation | Method and apparatus for generating event handler vectors based on both operating mode and event type |
US5603047A (en) * | 1995-10-06 | 1997-02-11 | Lsi Logic Corporation | Superscalar microprocessor architecture |
JP3442225B2 (ja) * | 1996-07-11 | 2003-09-02 | 株式会社日立製作所 | 演算処理装置 |
TW436693B (en) * | 1998-08-18 | 2001-05-28 | Ind Tech Res Inst | Interrupt control device and method for pipeline processor |
-
2000
- 2000-12-15 US US09/738,081 patent/US6823448B2/en not_active Expired - Lifetime
-
2001
- 2001-12-10 KR KR1020037007849A patent/KR100571322B1/ko not_active IP Right Cessation
- 2001-12-10 CN CNB018207081A patent/CN1269029C/zh not_active Expired - Fee Related
- 2001-12-10 WO PCT/US2001/047626 patent/WO2002048873A2/en active IP Right Grant
- 2001-12-10 JP JP2002550517A patent/JP3781419B2/ja not_active Expired - Lifetime
- 2001-12-14 TW TW090131095A patent/TWI223196B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
JP3781419B2 (ja) | 2006-05-31 |
KR20040016829A (ko) | 2004-02-25 |
KR100571322B1 (ko) | 2006-04-17 |
US20020078334A1 (en) | 2002-06-20 |
US6823448B2 (en) | 2004-11-23 |
WO2002048873A3 (en) | 2002-12-05 |
WO2002048873A2 (en) | 2002-06-20 |
TWI223196B (en) | 2004-11-01 |
JP2004516546A (ja) | 2004-06-03 |
CN1481529A (zh) | 2004-03-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1269029C (zh) | 流水线处理器的异常管理 | |
US6772355B2 (en) | System and method for reducing power consumption in a data processor having a clustered architecture | |
US8943298B2 (en) | Meta predictor restoration upon detecting misprediction | |
EP0372751B1 (en) | Pipelined data-processing apparatus | |
JP3242508B2 (ja) | マイクロコンピュータ | |
US5761467A (en) | System for committing execution results when branch conditions coincide with predetermined commit conditions specified in the instruction field | |
EP1609058A2 (en) | Method and apparatus for hazard detection and management in a pipelined digital processor | |
US6829700B2 (en) | Circuit and method for supporting misaligned accesses in the presence of speculative load instructions | |
US7472264B2 (en) | Predicting a jump target based on a program counter and state information for a process | |
US11663014B2 (en) | Speculatively executing instructions that follow a status updating instruction | |
US6920547B2 (en) | Register adjustment based on adjustment values determined at multiple stages within a pipeline of a processor | |
JP2783285B2 (ja) | 情報処理装置 | |
US6807628B2 (en) | System and method for supporting precise exceptions in a data processor having a clustered architecture | |
JPH07182165A (ja) | コミット条件付き命令の処理方法およびその装置 | |
WO2022127347A1 (en) | Hardware support for software pointer authentification in computing system | |
US7890739B2 (en) | Method and apparatus for recovering from branch misprediction | |
JP3100705B2 (ja) | マイクロプロセッサ内の命令準備のための装置 | |
TW202418068A (zh) | 處理器及自處理器偵測軟錯誤的方法 | |
US11036503B2 (en) | Predicate indicator generation for vector processing operations | |
US20050033942A1 (en) | Distribution of architectural state information in a processor across multiple pipeline stages | |
EP0771442A1 (en) | Instruction memory limit check in microprocessor | |
JP2004288203A (ja) | プロセッサコア及びこれを用いたプロセッサ | |
JPH06222919A (ja) | パイプライン情報処理装置 | |
JPH04168526A (ja) | ループ制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20090206 Address after: Massachusetts, USA Patentee after: ANALOG DEVICES, Inc. Address before: California, USA Co-patentee before: ANALOG DEVICES, Inc. Patentee before: INTEL Corp. |
|
ASS | Succession or assignment of patent right |
Owner name: ANALOG DEVICES, INC. Free format text: FORMER OWNER: INTEL CORP Effective date: 20090206 |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060809 Termination date: 20201210 |