CN1255746A - 导电结构和半导体器件的制作工艺 - Google Patents
导电结构和半导体器件的制作工艺 Download PDFInfo
- Publication number
- CN1255746A CN1255746A CN99124491A CN99124491A CN1255746A CN 1255746 A CN1255746 A CN 1255746A CN 99124491 A CN99124491 A CN 99124491A CN 99124491 A CN99124491 A CN 99124491A CN 1255746 A CN1255746 A CN 1255746A
- Authority
- CN
- China
- Prior art keywords
- film
- substrate
- seed film
- seeding
- window
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28568—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising transition metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
- H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76807—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics for dual damascene structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electroplating Methods And Accessories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US19892298A | 1998-11-24 | 1998-11-24 | |
| US09/198,922 | 1998-11-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN1255746A true CN1255746A (zh) | 2000-06-07 |
Family
ID=22735460
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN99124491A Pending CN1255746A (zh) | 1998-11-24 | 1999-11-23 | 导电结构和半导体器件的制作工艺 |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP1005078B1 (enExample) |
| JP (1) | JP4444420B2 (enExample) |
| KR (1) | KR100647996B1 (enExample) |
| CN (1) | CN1255746A (enExample) |
| DE (1) | DE69914294T2 (enExample) |
| TW (1) | TW436990B (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104299958B (zh) * | 2013-07-16 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | 互连结构及互连结构的形成方法 |
| CN111031683A (zh) * | 2019-12-23 | 2020-04-17 | 沪士电子股份有限公司 | 一种pcb生产工艺中图形电镀陪镀板的设计和使用方法 |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6423200B1 (en) * | 1999-09-30 | 2002-07-23 | Lam Research Corporation | Copper interconnect seed layer treatment methods and apparatuses for treating the same |
| KR100760337B1 (ko) * | 1999-12-15 | 2007-09-20 | 롬 앤드 하스 일렉트로닉 머트어리얼즈, 엘.엘.씨 | 시드층 보수방법 |
| KR100400765B1 (ko) * | 2000-11-13 | 2003-10-08 | 엘지.필립스 엘시디 주식회사 | 박막 형성방법 및 이를 적용한 액정표시소자의 제조방법 |
| US6849173B1 (en) * | 2002-06-12 | 2005-02-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Technique to enhance the yield of copper interconnections |
| KR20040001470A (ko) * | 2002-06-28 | 2004-01-07 | 주식회사 하이닉스반도체 | 반도체 소자의 배선 형성을 위한 구리 씨앗층 형성 방법 |
| KR100808601B1 (ko) * | 2006-12-28 | 2008-02-29 | 주식회사 하이닉스반도체 | 다마신 공정을 이용한 반도체 소자의 다층 금속배선형성방법 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0783168B2 (ja) * | 1988-04-13 | 1995-09-06 | 株式会社日立製作所 | プリント板の製造方法 |
| US5391517A (en) * | 1993-09-13 | 1995-02-21 | Motorola Inc. | Process for forming copper interconnect structure |
| WO1998027585A1 (en) * | 1996-12-16 | 1998-06-25 | International Business Machines Corporation | Electroplated interconnection structures on integrated circuit chips |
-
1999
- 1999-11-01 TW TW088118965A patent/TW436990B/zh not_active IP Right Cessation
- 1999-11-10 EP EP99122376A patent/EP1005078B1/en not_active Expired - Lifetime
- 1999-11-10 DE DE1999614294 patent/DE69914294T2/de not_active Expired - Fee Related
- 1999-11-18 JP JP32766499A patent/JP4444420B2/ja not_active Expired - Fee Related
- 1999-11-23 CN CN99124491A patent/CN1255746A/zh active Pending
- 1999-11-23 KR KR1019990052119A patent/KR100647996B1/ko not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104299958B (zh) * | 2013-07-16 | 2018-11-16 | 中芯国际集成电路制造(上海)有限公司 | 互连结构及互连结构的形成方法 |
| CN111031683A (zh) * | 2019-12-23 | 2020-04-17 | 沪士电子股份有限公司 | 一种pcb生产工艺中图形电镀陪镀板的设计和使用方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE69914294T2 (de) | 2004-11-18 |
| JP4444420B2 (ja) | 2010-03-31 |
| EP1005078A1 (en) | 2000-05-31 |
| KR20000035623A (ko) | 2000-06-26 |
| JP2000164718A (ja) | 2000-06-16 |
| EP1005078B1 (en) | 2004-01-21 |
| TW436990B (en) | 2001-05-28 |
| KR100647996B1 (ko) | 2006-11-23 |
| DE69914294D1 (de) | 2004-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7147766B2 (en) | Chip interconnect and packaging deposition methods and structures | |
| US5256274A (en) | Selective metal electrodeposition process | |
| US5723028A (en) | Electrodeposition apparatus with virtual anode | |
| KR100420157B1 (ko) | 작업편 상에 전해하여 금속을 증착시키는 장치 및 방법 | |
| US20060084264A1 (en) | Method for applying metal features onto metallized layers using electrochemical deposition and alloy treatment | |
| JP3116897B2 (ja) | 微細配線形成方法 | |
| CN101016638A (zh) | 用于在非铜可镀层上直接电镀铜的方法 | |
| CN1255746A (zh) | 导电结构和半导体器件的制作工艺 | |
| US5290733A (en) | Method of manufacturing semiconductor devices including depositing aluminum on aluminum leads | |
| JP2004526304A (ja) | 半導体基板上の銅皮膜を研磨するための電気化学的方法 | |
| US20040178058A1 (en) | Electro-chemical deposition apparatus and method of preventing cavities in an ECD copper film | |
| CN107564851B (zh) | 双镶嵌填充 | |
| US20250125151A1 (en) | Electrolyte and Deposition of a Copper Barrier Layer in a Damascene Process | |
| JP2003113494A (ja) | 集積回路製造における改良された銅電気メッキ方法 | |
| US6469387B1 (en) | Semiconductor device formed by calcium doping a copper surface using a chemical solution | |
| JPH11283979A (ja) | 半導体装置の製造方法 | |
| JP3441374B2 (ja) | 成膜方法 | |
| CN100592466C (zh) | 用于修改小结构的系统 | |
| EP0348119B1 (en) | Method of processing metal connectors on semi-conductor devices | |
| KR960016482B1 (ko) | 전기도금법에 의한 고집적회로 미세패턴의 구리충전방법 | |
| JP2003191132A (ja) | 電解研磨方法および半導体装置の製造方法 | |
| JPH0344931A (ja) | 半導体集積回路装置の製造方法 | |
| KR19980057585A (ko) | 배선 형성 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |