CN1204892A - 连环交错器/解交错器中的存储器地址发生器 - Google Patents
连环交错器/解交错器中的存储器地址发生器 Download PDFInfo
- Publication number
- CN1204892A CN1204892A CN98115412A CN98115412A CN1204892A CN 1204892 A CN1204892 A CN 1204892A CN 98115412 A CN98115412 A CN 98115412A CN 98115412 A CN98115412 A CN 98115412A CN 1204892 A CN1204892 A CN 1204892A
- Authority
- CN
- China
- Prior art keywords
- variable
- value
- counting device
- memory
- deinterlacer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 38
- 230000004044 response Effects 0.000 claims abstract description 13
- 230000006854 communication Effects 0.000 claims abstract description 5
- 238000003860 storage Methods 0.000 claims description 53
- 239000000654 additive Substances 0.000 claims description 3
- 230000000996 additive effect Effects 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 10
- 230000008859 change Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/276—Interleaving address generation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2732—Convolutional interleaver; Interleavers using shift-registers or delay lines like, e.g. Ramsey type interleaver
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
Claims (5)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR20474/1997 | 1997-05-23 | ||
KR1019970020474A KR100237745B1 (ko) | 1997-05-23 | 1997-05-23 | 회전형 인터리버/디인터리버의 메모리 주소 발생장치 및 그 방법 |
KR20474/97 | 1997-05-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1204892A true CN1204892A (zh) | 1999-01-13 |
CN1150457C CN1150457C (zh) | 2004-05-19 |
Family
ID=19506979
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB981154123A Expired - Lifetime CN1150457C (zh) | 1997-05-23 | 1998-05-23 | 连环交错器/解交错器中的存储器地址发生器 |
Country Status (4)
Country | Link |
---|---|
US (1) | US6138262A (zh) |
KR (1) | KR100237745B1 (zh) |
CN (1) | CN1150457C (zh) |
TW (1) | TW437180B (zh) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6536001B1 (en) * | 1999-03-11 | 2003-03-18 | Globespanvirata, Inc. | Circuit and method for convolutional interleaving using a single modulo operation |
DE20023252U1 (de) * | 1999-04-02 | 2003-07-31 | Samsung Electronics Co Ltd | Vorrichtung zum Verschachteln/Entschachteln für ein Kommunikationssystem |
WO2001026235A1 (fr) * | 1999-10-07 | 2001-04-12 | Matsushita Electric Industrial Co., Ltd. | Dispositif et procede de generation d'adresses d'entrelacement |
JP3399904B2 (ja) * | 2000-03-17 | 2003-04-28 | 松下電器産業株式会社 | インタリーブアドレス生成装置 |
AU5679401A (en) * | 2000-05-22 | 2001-12-03 | Yozan Inc. | Address converter, interleaver and de-interleaver |
US7024596B2 (en) * | 2001-11-12 | 2006-04-04 | Broadcom Corporation | Efficient address generation for interleaver and de-interleaver |
US6954885B2 (en) * | 2001-12-14 | 2005-10-11 | Qualcomm Incorporated | Method and apparatus for coding bits of data in parallel |
KR100518295B1 (ko) * | 2003-03-14 | 2005-10-04 | 삼성전자주식회사 | 디지털 통신 시스템의 디인터리빙장치 및 그의디인터리빙방법 |
US6839870B2 (en) * | 2003-03-21 | 2005-01-04 | Terayon Communications Systems, Inc. | Error-correcting code interleaver |
US7069398B2 (en) * | 2003-06-20 | 2006-06-27 | Industrial Technology Research Institute | Apparatus and method for de-interleaving the interleaved data in a coded orthogonal frequency division multiplexing receiver |
US7188231B2 (en) * | 2003-06-30 | 2007-03-06 | Intel Corporation | Multimedia address generator |
FR2857178B1 (fr) * | 2003-07-04 | 2005-09-30 | St Microelectronics Sa | Entrelaceur et dispositif de decodage de signaux numeriques comportant un tel entrelaceur |
US7114023B2 (en) * | 2003-08-29 | 2006-09-26 | Intel Corporation | Non-sequential access pattern based address generator |
US20070277064A1 (en) * | 2006-05-02 | 2007-11-29 | Mediatek Inc. | Reconfigurable convolutional interleaver/deinterleaver using minimum amount of memory and an address generator |
JP2010261768A (ja) * | 2009-05-01 | 2010-11-18 | Sony Corp | 半導体集積回路、情報処理装置、および出力データ拡散方法、並びにプログラム |
KR101355986B1 (ko) * | 2012-07-05 | 2014-01-29 | 한국과학기술원 | 연접 비씨에이치 부호, 복호 및 다계층 복호 회로 및 방법, 이를 이용한 플래쉬 메모리 장치의 오류 정정 회로 및 플래쉬 메모리 장치 |
KR20140082173A (ko) * | 2012-12-24 | 2014-07-02 | 에스케이하이닉스 주식회사 | 어드레스 카운팅 회로 및 이를 이용한 반도체 장치 |
TWI569587B (zh) * | 2015-02-06 | 2017-02-01 | 晨星半導體股份有限公司 | 解迴旋交錯器 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05509426A (ja) * | 1990-06-27 | 1993-12-22 | ルミニス ピーティーワイ リミテッド | 行列構造にアドレスするための整数論的割り当て発生回路 |
US5572532A (en) * | 1993-12-29 | 1996-11-05 | Zenith Electronics Corp. | Convolutional interleaver and deinterleaver |
JP2845115B2 (ja) * | 1993-12-29 | 1999-01-13 | ヤマハ株式会社 | デジタル信号処理回路 |
US5537420A (en) * | 1994-05-04 | 1996-07-16 | General Instrument Corporation Of Delaware | Convolutional interleaver with reduced memory requirements and address generator therefor |
JP3240846B2 (ja) * | 1994-08-12 | 2001-12-25 | 松下電器産業株式会社 | 光ヘッド |
US5612974A (en) * | 1994-11-01 | 1997-03-18 | Motorola Inc. | Convolutional encoder for use on an integrated circuit that performs multiple communication tasks |
US5940863A (en) * | 1996-07-26 | 1999-08-17 | Zenith Electronics Corporation | Apparatus for de-rotating and de-interleaving data including plural memory devices and plural modulo memory address generators |
-
1997
- 1997-05-23 KR KR1019970020474A patent/KR100237745B1/ko not_active IP Right Cessation
-
1998
- 1998-05-21 TW TW087107883A patent/TW437180B/zh not_active IP Right Cessation
- 1998-05-22 US US09/083,192 patent/US6138262A/en not_active Expired - Lifetime
- 1998-05-23 CN CNB981154123A patent/CN1150457C/zh not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR100237745B1 (ko) | 2000-01-15 |
CN1150457C (zh) | 2004-05-19 |
TW437180B (en) | 2001-05-28 |
KR19980084636A (ko) | 1998-12-05 |
US6138262A (en) | 2000-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1150457C (zh) | 连环交错器/解交错器中的存储器地址发生器 | |
US6035427A (en) | Convolutional interleaver and method for generating memory address therefor | |
KR910007026B1 (ko) | 벡터 프로세서내의 메모리를 정폭 억세스시키는 장치 및 방법 | |
US4958350A (en) | Error detecting/correction code and apparatus | |
US20050132107A1 (en) | Fast, scalable pattern-matching engine | |
US4219875A (en) | Digital event input circuit for a computer based process control system | |
EP1125366B1 (en) | Generalized convolutional interleaver/deinterleaver | |
CN1731345A (zh) | 可扩展高基蒙哥马利模乘算法及其电路结构 | |
JP2679994B2 (ja) | ベクトル処理装置 | |
JP3547059B2 (ja) | 半導体メモリ試験方法およびこの方法を実施する装置 | |
US6745265B1 (en) | Method and apparatus for generating status flags in a memory device | |
KR920003176B1 (ko) | 정렬처리장치의 제어데이타 생성장치 | |
CN1890752A (zh) | 电阻存储器的ac感测 | |
CN100341284C (zh) | 数字交换系统的误码检测装置及方法 | |
CN101272141B (zh) | 交错逻辑阵列块结构 | |
US5008852A (en) | Parallel accessible memory device | |
EP0579375B1 (en) | Difference flag circuit with offset counter | |
EP0834126B1 (en) | Method and apparatus to efficiently store error codes | |
EP0574144B1 (en) | Parallelized difference flag logic | |
CN1635477A (zh) | 实时差错检测与纠错芯片 | |
US5274589A (en) | Method and apparatus for writing and reading data to/from a memory | |
CN100546430C (zh) | 用于对电路部件进行布线的系统和方法 | |
US5636229A (en) | Method for generating test patterns to detect an electric shortcircuit, a method for testing electric circuitry while using test patterns so generated, and a tester device for testing electric circuitry with such test patterns | |
US5291457A (en) | Sequentially accessible non-volatile circuit for storing data | |
CN1203400C (zh) | 可快速滑动相位的伪随机噪声序列的生成方法及其发生器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C56 | Change in the name or address of the patentee |
Owner name: HYNIX SEMICONDUCTOR INC. Free format text: FORMER NAME OR ADDRESS: HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Gyeonggi Do, South Korea Patentee after: Hairyoksa Semiconductor Co., Ltd. Address before: Gyeonggi Do, South Korea Patentee before: Hyundai Electronics Industries Co., Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: MAGNACHIP CO., LTD. Free format text: FORMER OWNER: HYNIX SEMICONDUCTOR INC. Effective date: 20070824 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20070824 Address after: North Chungcheong Province Patentee after: Magnachip Semiconductor Ltd. Address before: Gyeonggi Do, South Korea Patentee before: Hairyoksa Semiconductor Co., Ltd. |
|
CX01 | Expiry of patent term |
Granted publication date: 20040519 |
|
CX01 | Expiry of patent term |