CN119126919A - 异步asic - Google Patents

异步asic Download PDF

Info

Publication number
CN119126919A
CN119126919A CN202411262678.7A CN202411262678A CN119126919A CN 119126919 A CN119126919 A CN 119126919A CN 202411262678 A CN202411262678 A CN 202411262678A CN 119126919 A CN119126919 A CN 119126919A
Authority
CN
China
Prior art keywords
clock
data
phase
circuit
candidates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202411262678.7A
Other languages
English (en)
Chinese (zh)
Inventor
N·毛尔高利特
E·塞拉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Magic Leap Inc
Original Assignee
Magic Leap Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Magic Leap Inc filed Critical Magic Leap Inc
Publication of CN119126919A publication Critical patent/CN119126919A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066—Output synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dram (AREA)
  • Information Transfer Systems (AREA)
CN202411262678.7A 2018-10-24 2019-10-23 异步asic Pending CN119126919A (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201862750180P 2018-10-24 2018-10-24
US62/750,180 2018-10-24
CN201980085678.5A CN113227935B (zh) 2018-10-24 2019-10-23 异步asic
PCT/US2019/057723 WO2020086760A2 (en) 2018-10-24 2019-10-23 Asynchronous asic

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201980085678.5A Division CN113227935B (zh) 2018-10-24 2019-10-23 异步asic

Publications (1)

Publication Number Publication Date
CN119126919A true CN119126919A (zh) 2024-12-13

Family

ID=70331255

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202411262678.7A Pending CN119126919A (zh) 2018-10-24 2019-10-23 异步asic
CN201980085678.5A Active CN113227935B (zh) 2018-10-24 2019-10-23 异步asic

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201980085678.5A Active CN113227935B (zh) 2018-10-24 2019-10-23 异步asic

Country Status (5)

Country Link
US (5) US11487316B2 (https=)
EP (2) EP3871062B1 (https=)
JP (6) JP7546559B2 (https=)
CN (2) CN119126919A (https=)
WO (1) WO2020086760A2 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN119126919A (zh) 2018-10-24 2024-12-13 奇跃公司 异步asic
EP4123955B1 (en) * 2020-04-13 2025-08-06 Huawei Technologies Co., Ltd. Method for determining clock and related apparatus
US12613814B2 (en) 2021-09-10 2026-04-28 SK Hynix Inc. Devices using chiplet based storage architectures
US20240371422A1 (en) * 2021-09-10 2024-11-07 SK Hynix Inc. Data receiving circuit for chiplet based storage architectures
US12578753B2 (en) * 2023-01-27 2026-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Clock aligning circuit and methods for operating the same

Family Cites Families (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4852988A (en) 1988-09-12 1989-08-01 Applied Science Laboratories Visor and camera providing a parallax-free field-of-view image for a head-mounted eye movement measurement system
JPH05260029A (ja) * 1992-03-16 1993-10-08 Fujitsu Ltd クロック乗換回路
US5317601A (en) 1992-08-21 1994-05-31 Silicon Graphics Clock distribution system for an integrated circuit device
US5604452A (en) * 1995-04-03 1997-02-18 Exar Corporation Clock generator using a state machine to switch between two offset clocks
US6847336B1 (en) 1996-10-02 2005-01-25 Jerome H. Lemelson Selectively controllable heads-up display system
US6433760B1 (en) 1999-01-14 2002-08-13 University Of Central Florida Head mounted display with eyetracking capability
US6491391B1 (en) 1999-07-02 2002-12-10 E-Vision Llc System, apparatus, and method for reducing birefringence
CA2316473A1 (en) 1999-07-28 2001-01-28 Steve Mann Covert headworn information display or data display or viewfinder
CA2362895A1 (en) 2001-06-26 2002-12-26 Steve Mann Smart sunglasses or computer information display built into eyewear having ordinary appearance, possibly with sight license
DE10132872B4 (de) 2001-07-06 2018-10-11 Volkswagen Ag Kopfmontiertes optisches Durchsichtssystem
US20030030597A1 (en) 2001-08-13 2003-02-13 Geist Richard Edwin Virtual display apparatus for mobile activities
US20030043926A1 (en) 2001-08-31 2003-03-06 Fujitsu Limited Circuit and method for generating a timing signal, and signal transmission system performing for high-speed signal transmission and reception between LSIs
JP3976573B2 (ja) * 2002-01-28 2007-09-19 富士通株式会社 タイミング信号発生回路、信号伝送システム、および、タイミング信号発生方法
KR100460149B1 (ko) * 2001-11-28 2004-12-08 주식회사 코어세스 에스엠아이아이 규격에 따른 장치 간의 데이터전송중재장치 및 그 방법
JP3854883B2 (ja) * 2002-03-22 2006-12-06 株式会社リコー ビット同期回路及び半導体装置
CA2388766A1 (en) 2002-06-17 2003-12-17 Steve Mann Eyeglass frames based computer display or eyeglasses with operationally, actually, or computationally, transparent frames
US6928569B2 (en) * 2002-07-19 2005-08-09 Texas Instruments Incorporated Automatic output delay timing adjustment for programmable glitch filter
US6943754B2 (en) 2002-09-27 2005-09-13 The Boeing Company Gaze tracking system, eye-tracking assembly and an associated method of calibration
US7433439B1 (en) * 2002-12-20 2008-10-07 Cypress Semiconductor Corp. Apparatus, system, and method for synchronizing signals received by one or more system components
US7551651B1 (en) * 2003-01-27 2009-06-23 Inphi Corporation Method and system for time domain multiplexers with reduced inter-symbol interference
CN1275455C (zh) * 2003-01-27 2006-09-13 松下电器产业株式会社 图像信号处理装置和图像信号处理方法
US7347551B2 (en) 2003-02-13 2008-03-25 Fergason Patent Properties, Llc Optical system for monitoring eye movement
US7500747B2 (en) 2003-10-09 2009-03-10 Ipventure, Inc. Eyeglasses with electrical components
US7284143B2 (en) * 2003-12-29 2007-10-16 Texas Instruments Incorporated System and method for reducing clock skew
DE102004011672B4 (de) * 2004-03-10 2007-04-05 Texas Instruments Deutschland Gmbh Vorrichtung zur Datensynchronisation
DE102004011673B3 (de) * 2004-03-10 2005-06-02 Texas Instruments Deutschland Gmbh Vorrichtung zur Datensynchronisation
CA2561287C (en) 2004-04-01 2017-07-11 William C. Torch Biosensors, communicators, and controllers monitoring eye movement and methods for using them
EP1587080A1 (en) * 2004-04-14 2005-10-19 Deutsche Thomson-Brandt Gmbh Method for track jump control
KR100674910B1 (ko) * 2004-07-06 2007-01-26 삼성전자주식회사 글리치를 유발하지 않는 클럭 스위칭 회로
JP2006332919A (ja) 2005-05-25 2006-12-07 Seiko Epson Corp 半導体集積回路
US8696113B2 (en) 2005-10-07 2014-04-15 Percept Technologies Inc. Enhanced optical and perceptual digital eyewear
US20070081123A1 (en) 2005-10-07 2007-04-12 Lewis Scott W Digital eyewear
US7979684B2 (en) * 2006-08-07 2011-07-12 Qualcomm Incorporated Method and context switch device for implementing design-for-testability functionality of latch-based register files
US7652516B2 (en) * 2006-10-20 2010-01-26 Marvell Israel (M.I.S.L.) Ltd. Apparatus and method for generating a clock signal
JP2010517345A (ja) * 2007-01-18 2010-05-20 サイコン セミコンダクター アクティエボラーグ クロック信号発生器
US7656745B2 (en) * 2007-03-15 2010-02-02 Micron Technology, Inc. Circuit, system and method for controlling read latency
US7975082B2 (en) * 2007-07-12 2011-07-05 Oracle America, Inc. System and method to facilitate deterministic testing of data transfers between independent clock domains on a chip
US7573293B2 (en) * 2007-12-26 2009-08-11 Tier Logic, Inc. Programmable logic based latches and shift registers
JP5167024B2 (ja) 2008-08-08 2013-03-21 キヤノン株式会社 位相同期回路及びその制御方法、通信装置
JP5663881B2 (ja) * 2010-01-18 2015-02-04 富士通株式会社 クロック装置
US20110213664A1 (en) 2010-02-28 2011-09-01 Osterhout Group, Inc. Local advertising content on an interactive head-mounted eyepiece
US8890946B2 (en) 2010-03-01 2014-11-18 Eyefluence, Inc. Systems and methods for spatially controlled scene illumination
US8464117B2 (en) * 2010-05-25 2013-06-11 Freescale Semiconductor, Inc. System for testing integrated circuit with asynchronous clock domains
US8179162B2 (en) * 2010-07-13 2012-05-15 Taiwan Semiconductor Manufacturing Company, Ltd. Phase-lock assistant circuitry
US8531355B2 (en) 2010-07-23 2013-09-10 Gregory A. Maltz Unitized, vision-controlled, wireless eyeglass transceiver
US9292973B2 (en) 2010-11-08 2016-03-22 Microsoft Technology Licensing, Llc Automatic variable virtual focus for augmented reality displays
US9323325B2 (en) 2011-08-30 2016-04-26 Microsoft Technology Licensing, Llc Enhancing an object of interest in a see-through, mixed reality display device
US20130077147A1 (en) 2011-09-22 2013-03-28 Los Alamos National Security, Llc Method for producing a partially coherent beam with fast pattern update rates
US8929589B2 (en) 2011-11-07 2015-01-06 Eyefluence, Inc. Systems and methods for high-resolution gaze tracking
US8611015B2 (en) 2011-11-22 2013-12-17 Google Inc. User interface
US8235529B1 (en) 2011-11-30 2012-08-07 Google Inc. Unlocking a screen using eye tracking information
US8958517B2 (en) 2011-12-30 2015-02-17 Oracle International Corporation Clock phase adjustment for a low-latency FIFO
US8638498B2 (en) 2012-01-04 2014-01-28 David D. Bohn Eyebox adjustment for interpupillary distance
US10013053B2 (en) 2012-01-04 2018-07-03 Tobii Ab System for gaze interaction
US9274338B2 (en) 2012-03-21 2016-03-01 Microsoft Technology Licensing, Llc Increasing field of view of reflective waveguide
US8989535B2 (en) 2012-06-04 2015-03-24 Microsoft Technology Licensing, Llc Multiple waveguide imaging structure
US8674736B2 (en) * 2012-07-31 2014-03-18 Fujitsu Limited Clock synchronization circuit
EP2929413B1 (en) 2012-12-06 2020-06-03 Google LLC Eye tracking wearable devices and methods for use
KR20150103723A (ko) 2013-01-03 2015-09-11 메타 컴퍼니 가상 또는 증강매개된 비전을 위한 엑스트라미시브 공간 이미징 디지털 아이 글래스
US20140195918A1 (en) 2013-01-07 2014-07-10 Steven Friedlander Eye tracking user interface
JP2015001832A (ja) * 2013-06-14 2015-01-05 キヤノン株式会社 情報処理装置およびその制御方法
JP6317550B2 (ja) 2013-07-03 2018-04-25 株式会社メガチップス Ｅｍｉ対策回路
US10044496B2 (en) * 2014-03-21 2018-08-07 Empire Technology Development Llc Bandwidth amplification using pre-clocking
KR20160008698A (ko) * 2014-07-14 2016-01-25 삼성전자주식회사 하이브리드 클럭 데이터 복구 회로, 및 이를 포함하는 시스템
US9613679B2 (en) 2014-11-14 2017-04-04 Cavium, Inc. Controlled dynamic de-alignment of clocks
US10168731B2 (en) * 2016-07-13 2019-01-01 Advanced Micro Devices, Inc. Managing frequency changes of clock signals across different clock domains
US10432209B1 (en) * 2018-10-10 2019-10-01 Globalfoundries Inc. Linear feedback shift register-based clock signal generator, time domain-interleaved analog to digital converter and methods
CN119126919A (zh) 2018-10-24 2024-12-13 奇跃公司 异步asic

Also Published As

Publication number Publication date
JP7565467B2 (ja) 2024-10-10
WO2020086760A2 (en) 2020-04-30
JP2022183237A (ja) 2022-12-08
EP4672660A3 (en) 2026-04-08
JP7546559B2 (ja) 2024-09-06
US20230367361A1 (en) 2023-11-16
JP2025004229A (ja) 2025-01-14
JP7770497B2 (ja) 2025-11-14
JP2024071432A (ja) 2024-05-24
CN113227935A (zh) 2021-08-06
US20240370051A1 (en) 2024-11-07
EP3871062A2 (en) 2021-09-01
EP3871062A4 (en) 2021-12-29
US11619965B2 (en) 2023-04-04
JP2022505662A (ja) 2022-01-14
JP7825684B2 (ja) 2026-03-06
US20230018203A1 (en) 2023-01-19
JP2026063316A (ja) 2026-04-10
CN113227935B (zh) 2024-09-13
WO2020086760A3 (en) 2020-07-30
EP3871062B1 (en) 2025-11-26
JP2024178214A (ja) 2024-12-24
US11747856B2 (en) 2023-09-05
JP7546635B2 (ja) 2024-09-06
EP4672660A2 (en) 2025-12-31
US20230205257A1 (en) 2023-06-29
US12135580B2 (en) 2024-11-05
US11487316B2 (en) 2022-11-01
US20210382520A1 (en) 2021-12-09

Similar Documents

Publication Publication Date Title
CN113227935B (zh) 异步asic
US8352774B2 (en) Inter-clock domain data transfer FIFO circuit
CN210168032U (zh) 用于对准高数据速率时钟和数据恢复解串器的采样实例的系统
US7668022B2 (en) Integrated circuit for clock generation for memory devices
WO2016057567A1 (en) Methods and systems for synchronization between multiple clock domains
US8644439B2 (en) Circuits and methods for signal transfer between different clock domains
US7340021B1 (en) Dynamic phase alignment and clock recovery circuitry
US7242737B2 (en) System and method for data phase realignment
US7120214B2 (en) Synchronous signal transfer and processing device
US20200344039A1 (en) Deskewing method for a physical layer interface on a multi-chip module
US20130002315A1 (en) Asynchronous clock adapter
US7280628B1 (en) Data capture for a source synchronous interface
US20100040122A1 (en) Simultaneous bi-directional data transfer
US7142605B2 (en) Method to transfer data without a clock or strobe signal
JP2001195354A (ja) Ｌｓｉ間データ転送システム及びそれに用いるソースシンクロナスデータ転送方式
Kessner Design of a time-slot-interchanger and other TDM bus interfacing issues
CN117472826A (zh) 多个数据通道之间的偏离的控制
JP2001168690A (ja) データ転送回路

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination