CN1171132C - 用于多元件系统的时钟系统 - Google Patents
用于多元件系统的时钟系统 Download PDFInfo
- Publication number
- CN1171132C CN1171132C CNB008009813A CN00800981A CN1171132C CN 1171132 C CN1171132 C CN 1171132C CN B008009813 A CNB008009813 A CN B008009813A CN 00800981 A CN00800981 A CN 00800981A CN 1171132 C CN1171132 C CN 1171132C
- Authority
- CN
- China
- Prior art keywords
- clock signal
- clock
- module
- bus
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Manipulation Of Pulses (AREA)
Abstract
Description
Claims (12)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/316,983 | 1999-05-24 | ||
US09/316,983 US6434706B1 (en) | 1999-05-24 | 1999-05-24 | Clock system for multiple component system including module clocks for safety margin of data transfers among processing modules |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1310814A CN1310814A (zh) | 2001-08-29 |
CN1171132C true CN1171132C (zh) | 2004-10-13 |
Family
ID=23231592
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB008009813A Expired - Fee Related CN1171132C (zh) | 1999-05-24 | 2000-05-04 | 用于多元件系统的时钟系统 |
Country Status (8)
Country | Link |
---|---|
US (2) | US6434706B1 (zh) |
EP (1) | EP1099149B1 (zh) |
JP (1) | JP2003500723A (zh) |
KR (1) | KR100661673B1 (zh) |
CN (1) | CN1171132C (zh) |
DE (1) | DE60021983T2 (zh) |
TW (1) | TW533346B (zh) |
WO (1) | WO2000072121A1 (zh) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6434706B1 (en) * | 1999-05-24 | 2002-08-13 | Koninklijke Philips Electronics N.V. | Clock system for multiple component system including module clocks for safety margin of data transfers among processing modules |
US6573761B1 (en) * | 2002-04-08 | 2003-06-03 | Agilent Technologies, Inc. | Timebase for sampling an applied signal having a synchronous trigger |
US6650101B2 (en) * | 2002-04-08 | 2003-11-18 | Agilent Technologies, Inc. | Timebase for sampling an input signal having a synchronous trigger |
US7111186B2 (en) * | 2003-04-28 | 2006-09-19 | Sun Microsystems, Inc. | Method and apparatus for static phase offset correction |
CN100397791C (zh) * | 2003-08-06 | 2008-06-25 | 华为技术有限公司 | 传输系统开销处理芯片侧时钟域转换电路的asic实现方法 |
KR100990484B1 (ko) * | 2004-03-29 | 2010-10-29 | 삼성전자주식회사 | 직렬 버스 통신을 위한 송신 클럭 신호 발생기 |
US7844847B2 (en) * | 2006-09-18 | 2010-11-30 | Samsung Electronics Co., Ltd. | System and method for tuning power consumption and group delay in wireless RFICs |
US7685458B2 (en) * | 2006-12-12 | 2010-03-23 | Kabushiki Kaisha Toshiba | Assigned task information based variable phase delayed clock signals to processor cores to reduce di/dt |
US7574548B2 (en) * | 2007-09-12 | 2009-08-11 | International Business Machines Corporation | Dynamic data transfer control method and apparatus for shared SMP computer systems |
US7965111B2 (en) * | 2008-04-29 | 2011-06-21 | Qualcomm Incorporated | Method and apparatus for divider unit synchronization |
JP5432749B2 (ja) * | 2010-02-01 | 2014-03-05 | トヨタ自動車株式会社 | マルチコアプロセッサを備える車載電子制御装置 |
US8564330B1 (en) * | 2012-06-05 | 2013-10-22 | Xilinx, Inc. | Methods and systems for high frequency clock distribution |
US9571215B2 (en) | 2012-07-18 | 2017-02-14 | Intel Corporation | Measuring time offsets between devices with independent silicon clocks |
EP2932346B1 (en) * | 2012-12-13 | 2017-03-15 | Coherent Logix Incorporated | Reconfiguration of clock generation circuitry |
US20190050020A1 (en) * | 2017-08-10 | 2019-02-14 | Qualcomm Incorporated | Clock Signal Staggering with Clock Frequency Adjustment |
WO2019199609A1 (en) * | 2018-04-09 | 2019-10-17 | The Regents Of The University Of California | Quarter-rate serial-link receiver with low-aperture-delay samplers |
CN112559268B (zh) * | 2020-12-18 | 2024-04-26 | 北京华峰测控技术股份有限公司 | 测试装置、测试方法和计算机可读存储介质 |
US11764834B2 (en) | 2022-02-15 | 2023-09-19 | Raytheon Company | Device for and method of synchronizing multiple beamforming devices |
CN115877914B (zh) * | 2023-01-17 | 2024-02-20 | 北京象帝先计算技术有限公司 | 信号控制方法、采样方法、装置、系统及电子设备 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3600700A (en) * | 1968-06-12 | 1971-08-17 | Nippon Electric Co | Circuit for phase locking an oscillator to a signal modulated in n-phases |
JP2629028B2 (ja) * | 1988-08-10 | 1997-07-09 | 株式会社日立製作所 | クロック信号供給方法および装置 |
US4998244A (en) * | 1989-07-17 | 1991-03-05 | Racal Data Communications Inc. | High speed module interconnection bus |
US5036230A (en) * | 1990-03-01 | 1991-07-30 | Intel Corporation | CMOS clock-phase synthesizer |
JPH0436800A (ja) * | 1990-05-31 | 1992-02-06 | Sharp Corp | 録音再生装置 |
US5341031A (en) | 1990-08-27 | 1994-08-23 | Mitsubishi Denki Kabushiki Kaisha | Stable high speed clock generator |
US5428764A (en) | 1992-04-24 | 1995-06-27 | Digital Equipment Corporation | System for radial clock distribution and skew regulation for synchronous clocking of components of a computing system |
US5734877A (en) * | 1992-09-09 | 1998-03-31 | Silicon Graphics, Inc. | Processor chip having on-chip circuitry for generating a programmable external clock signal and for controlling data patterns |
JP2755183B2 (ja) | 1994-09-26 | 1998-05-20 | 日本電気株式会社 | 低消費電力動作用のクロックジェネレータ/コントローラ内蔵lsi |
US5577236A (en) * | 1994-12-30 | 1996-11-19 | International Business Machines Corporation | Memory controller for reading data from synchronous RAM |
US5565816A (en) * | 1995-08-18 | 1996-10-15 | International Business Machines Corporation | Clock distribution network |
US5802132A (en) * | 1995-12-29 | 1998-09-01 | Intel Corporation | Apparatus for generating bus clock signals with a 1/N characteristic in a 2/N mode clocking scheme |
US5712883A (en) | 1996-01-03 | 1998-01-27 | Credence Systems Corporation | Clock signal distribution system |
US5719511A (en) * | 1996-01-31 | 1998-02-17 | Sigma Designs, Inc. | Circuit for generating an output signal synchronized to an input signal |
US6125157A (en) * | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
EP0886214B1 (en) * | 1997-05-30 | 1999-10-20 | Hewlett-Packard Company | Multi-channel architecture with channel independent clock signals |
US6047346A (en) * | 1998-02-02 | 2000-04-04 | Rambus Inc. | System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers |
US6434706B1 (en) * | 1999-05-24 | 2002-08-13 | Koninklijke Philips Electronics N.V. | Clock system for multiple component system including module clocks for safety margin of data transfers among processing modules |
-
1999
- 1999-05-24 US US09/316,983 patent/US6434706B1/en not_active Expired - Lifetime
-
2000
- 2000-05-04 DE DE60021983T patent/DE60021983T2/de not_active Expired - Lifetime
- 2000-05-04 KR KR1020017000973A patent/KR100661673B1/ko not_active IP Right Cessation
- 2000-05-04 EP EP00938628A patent/EP1099149B1/en not_active Expired - Lifetime
- 2000-05-04 WO PCT/EP2000/004209 patent/WO2000072121A1/en active IP Right Grant
- 2000-05-04 CN CNB008009813A patent/CN1171132C/zh not_active Expired - Fee Related
- 2000-05-04 JP JP2000620448A patent/JP2003500723A/ja not_active Withdrawn
- 2000-05-22 TW TW089109837A patent/TW533346B/zh not_active IP Right Cessation
-
2002
- 2002-06-20 US US10/176,209 patent/US6640310B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6434706B1 (en) | 2002-08-13 |
US20020157032A1 (en) | 2002-10-24 |
US6640310B2 (en) | 2003-10-28 |
CN1310814A (zh) | 2001-08-29 |
EP1099149A1 (en) | 2001-05-16 |
DE60021983D1 (de) | 2005-09-22 |
TW533346B (en) | 2003-05-21 |
KR20010099599A (ko) | 2001-11-09 |
KR100661673B1 (ko) | 2006-12-26 |
EP1099149B1 (en) | 2005-08-17 |
DE60021983T2 (de) | 2006-06-08 |
WO2000072121A1 (en) | 2000-11-30 |
JP2003500723A (ja) | 2003-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1171132C (zh) | 用于多元件系统的时钟系统 | |
US5077686A (en) | Clock generator for a computer system | |
US7801258B2 (en) | Aligning timebases to share synchronized periodic signals | |
US8583957B2 (en) | Clock distribution in a distributed system with multiple clock domains over a switched fabric | |
EP0208449B1 (en) | Apparatus for synchronization of a first signal with a second signal | |
US5486783A (en) | Method and apparatus for providing clock de-skewing on an integrated circuit board | |
US20130194008A1 (en) | Clock frequency divider circuit, clock distribution circuit, clock frequency division method, and clock distribution method | |
KR100660784B1 (ko) | 아날로그 클록 장치 및 이것을 포함하는 아날로그 제어 확장 장치 | |
KR100195855B1 (ko) | 소수배 시스템에 있어서 클록 동기 체계 | |
USRE38045E1 (en) | Data compensation/resynchronization circuit for phase lock loops | |
WO1999059053A1 (en) | Multiple synthesizer based timing signal generation scheme | |
US6112308A (en) | Cascaded multiple internal phase-locked loops for synchronization of hierarchically distinct chipset components and subsystems | |
CN1697324B (zh) | 传输信号去抖动的实现方法及其装置 | |
US6956918B2 (en) | Method for bi-directional data synchronization between different clock frequencies | |
KR100419795B1 (ko) | 위상 차 확대기 | |
US6047383A (en) | Multiple internal phase-locked loops for synchronization of chipset components and subsystems operating at different frequencies | |
US6009532A (en) | Multiple internal phase-locked loops for synchronization of chipset components and subsystems | |
JP3037237B2 (ja) | 同期回路及びその同期方法及びlsi | |
EP1126618B1 (en) | Clock signal generator and communication device using the same | |
Zhu et al. | Capturing synchronization specifications for sequential compositions | |
Sarmenta | Synchronous communication techniques for rationally clocked systems | |
CN102594307B (zh) | 信号延迟装置与方法及使用此信号延迟装置的存储器装置 | |
JP2513132B2 (ja) | 信号速度変換装置 | |
JPS6118988A (ja) | 表示同期化回路 | |
KR20030083921A (ko) | 시스템 온 칩의 피크(peak) 전력 소모를 줄이기 위한클럭 신호 발생 방법 및 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD. Effective date: 20070831 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20070831 Address after: Holland Ian Deho Finn Patentee after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Patentee before: Koninklike Philips Electronics N. V. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20041013 Termination date: 20150504 |
|
EXPY | Termination of patent right or utility model |