CN116544314A - TOPCON solar cell and preparation method thereof - Google Patents

TOPCON solar cell and preparation method thereof Download PDF

Info

Publication number
CN116544314A
CN116544314A CN202310761175.3A CN202310761175A CN116544314A CN 116544314 A CN116544314 A CN 116544314A CN 202310761175 A CN202310761175 A CN 202310761175A CN 116544314 A CN116544314 A CN 116544314A
Authority
CN
China
Prior art keywords
silicon wafer
layer
annealing
film layer
depositing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310761175.3A
Other languages
Chinese (zh)
Inventor
沈健
赵福祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hanwha Q Cells Qidong Co Ltd
Original Assignee
Hanwha SolarOne Qidong Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hanwha SolarOne Qidong Co Ltd filed Critical Hanwha SolarOne Qidong Co Ltd
Priority to CN202310761175.3A priority Critical patent/CN116544314A/en
Publication of CN116544314A publication Critical patent/CN116544314A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1864Annealing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1868Passivation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The invention discloses a preparation method of a TOPCON solar cell, which comprises the following steps: performing boron diffusion and alkali polishing on the cleaned and textured silicon wafer, depositing a tunneling oxide layer and a doped layer on the back surface of the silicon wafer, annealing, and performing chemical cleaning; annealing the silicon wafer again, forming an oxide film layer on the back of the silicon wafer, depositing a first passivation film layer on the front of the silicon wafer, depositing a second passivation film layer on the front and back of the silicon wafer, and finally preparing an electrode; the doped layer is a phosphorus doped nanocrystalline silicon oxide layer. According to the preparation method of the TOPCON solar cell, the phosphorus doped nano-crystalline silicon oxide layer is deposited to replace the traditional polycrystalline silicon layer, so that the carrier collection selectivity is improved, the parasitic absorption loss of the back light of the cell is reduced, and the passivation quality of the back surface of the cell is effectively improved; by depositing the second passivation film layer on the front side and the back side of the silicon wafer, the transverse transmission resistance can be effectively reduced, and the performance of the battery is improved.

Description

TOPCON solar cell and preparation method thereof
Technical Field
The invention belongs to the technical field of photovoltaic modules, and particularly relates to a preparation method of a TOPCO solar cell and the TOPCO solar cell prepared by the preparation method.
Background
With the continuous development of solar cell technology, more and more photovoltaic manufacturers are now beginning to lay out TOPCon cell technology. In the conventional TOPCO solar cell, a tunneling oxide layer and a polysilicon layer structure are adopted on the back for passivation contact, and the structure can enable majority carriers to penetrate through the oxide layer and has a blocking effect on minority carriers, so that the selectivity of carriers is realized, and the surface recombination and metal recombination of the cell are reduced. However, the energy band gap of the polysilicon layer is smaller, and the polysilicon layer has stronger parasitic absorption effect on light, which limits the further improvement of TOPCon battery efficiency to a certain extent; in addition, the use of the silicon nitride layer in the conventional TOPCon solar cell makes the lateral transmission resistance of the cell larger, which is also unfavorable for improving the cell performance.
Disclosure of Invention
In view of the above, in order to overcome the defects of the prior art, the present invention provides a TOPCon solar cell and a method for manufacturing the same, so as to reduce parasitic absorption loss and lateral transmission resistance of the back light of the cell and improve the cell efficiency.
In order to achieve the above purpose, the present invention adopts the following technical scheme:
a preparation method of a TOPCON solar cell comprises the following steps:
respectively performing boron diffusion and alkali polishing on the front and back surfaces of the cleaned and textured silicon wafer, depositing a tunneling oxide layer and a doped layer on the back surface of the silicon wafer, annealing and performing chemical cleaning;
annealing the silicon wafer again after the step of chemical cleaning and forming an oxide film layer on the back surface of the silicon wafer;
depositing a first passivation film layer on the front surface of the silicon wafer;
then depositing a second passivation film layer on the front surface and the back surface of the silicon wafer;
finally, respectively preparing a front metal electrode and a back metal electrode on the front side and the back side of the silicon wafer to obtain the TOPCON solar cell; the doped layer is a phosphorus doped nano crystalline silicon oxide layer.
The phosphorus doped nano-crystalline silicon oxide layer is used for replacing the traditional polycrystalline silicon layer, and has wider energy band gap, so that the selectivity of carrier collection is improved, the parasitic absorption loss of light on the back surface of the battery is reduced, the optical performance of the battery is improved, the carrier transmission is enhanced, and the passivation quality of the back surface of the battery is effectively improved.
According to some preferred embodiments of the invention, the second passivation film layer is an indium tin oxide layer. The second passivation film layers are arranged on the front side and the back side of the battery to replace the silicon nitride film layers on the front side and the back side of the traditional battery, and the indium tin oxide film has uniform thickness, easy control, good film repeatability and good stability; and the indium tin oxide has good conductivity, can effectively reduce transverse transmission resistance and improve battery performance.
According to some preferred embodiments of the invention, the method used in depositing the doped layer is: under the pressure of 1.2 to 2.5Torr, the radio frequency power is 40 to 65mW/cm 2 And the deposition is carried out by using PECVD equipment at the temperature of 90-150 ℃, and the thickness of the doped layer is 30-150 nm. Specifically, the reaction gas used for depositing the doped layer is phosphane, silane, hydrogen and carbon dioxide, wherein the flow rate of silane is 2.5-5.0 sccm, the flow rate of hydrogen is 300-600 sccm, the flow rate of carbon dioxide is 1.3-4.0 sccm, and the flow rate of phosphane is 0.05-0.12 sccm.
According to some preferred embodiments of the present invention, the step of depositing the second passivation film layer on the front surface and the back surface of the silicon wafer comprises: the magnetron sputtering mode is adopted for deposition, the target material is indium tin oxide, and the temperature is 150-250 ℃.
According to some preferred embodiments of the present invention, the mass fraction ratio of indium oxide to tin oxide in the indium tin oxide is 9-10: 1.
according to some preferred embodiments of the present invention, the thickness of the second passivation film layer deposited on the front surface of the silicon wafer is 90-110 nm, and the thickness of the second passivation film layer deposited on the back surface of the silicon wafer is 120-140 nm.
According to some preferred embodiments of the present invention, in the step of annealing after depositing the tunnel oxide layer and the doped layer on the back surface of the silicon wafer, the annealing temperature is 50 to 400 ℃ higher than the temperature of annealing the silicon wafer again after the step of chemical cleaning. The tunnel oxide layer and the doped layer are deposited on the back surface of the silicon wafer and then annealed to crystallize the phosphorus doped nanocrystalline silicon oxide, because the phosphorus doped nanocrystalline silicon oxide formed in PECVD is in an amorphous state, and high-temperature annealing is required to complete crystallization. The step of annealing the silicon wafer again after the step of chemical cleaning is to form an oxide layer on the back surface of the silicon wafer, and since the magnetron sputtering damage is generated by utilizing the magnetron sputtering to deposit the indium tin oxide, the oxide layer is formed on the back surface of the silicon wafer to reduce the magnetron sputtering damage generated when the indium tin oxide is plated so as to protect the passivation effect.
According to some preferred implementation aspects of the invention, in the step of annealing after depositing the tunneling oxide layer and the doped layer on the back surface of the silicon wafer, equipment used for annealing is a tube furnace, the annealing temperature is 850-1000 ℃, the annealing time is 40-70 min, the introduced gas is nitrogen, and the flow rate of the nitrogen is 5000-8000 sccm. In the step of annealing the silicon wafer again after the step of chemical cleaning, equipment used for annealing is a tube furnace, the annealing temperature is 600-700 ℃, and the introduced gases are oxygen and nitrogen.
According to some preferred embodiments of the invention, the oxide film layer is a silicon oxide layer, and the thickness of the oxide film layer is 3-7 nm.
According to some preferred embodiments of the present invention, when the first passivation film layer is deposited on the front surface of the silicon wafer, the first passivation film layer is deposited by using an ALD device, the thickness of the deposited first passivation film layer is 10-20 nm, and the first passivation film layer is an alumina layer.
According to some preferred embodiments of the present invention, after preparing the front metal electrode and the back metal electrode on the front side and the back side of the silicon wafer respectively, the silicon wafer is subjected to a light injection treatment, wherein the light intensity of the light injection treatment is 6000-13000W/m 2 The temperature is 30-80 ℃.
The invention also provides a TOPCON solar cell, which is prepared by the preparation method of the TOPCON solar cell.
Specifically, the preparation method of the TOPCON solar cell comprises the following steps:
(1) Pretreating a silicon wafer
Selecting a silicon wafer with the resistivity of 0.5-1.8Ω & cm, and performing texturing cleaning on the silicon wafer to ensure that the thickness of one side of the silicon wafer is 1.5-3.0 μm.
(2) Boron diffusion on the front side of a silicon wafer
And putting the silicon wafer into a low-pressure diffusion furnace, using boron trichloride or boron tribromide as a diffusion boron source, and simultaneously introducing nitrogen and oxygen as reaction gases to perform boron diffusion to form a boron emitter. Wherein the flow rate of the boron source is 80-700 sccm, the flow rate of the nitrogen is 1500-12000 sccm, and the flow rate of the oxygen is 800-6000 sccm.
(3) Alkali polishing the back of silicon wafer
And (3) performing alkali polishing on the back surface of the silicon wafer by using alkali solution and matching with additives, wherein the weight of the alkali polished silicon wafer is reduced by 0.13-0.35g. The alkali solution is sodium hydroxide or potassium hydroxide.
(4) Depositing tunneling oxide layer and doped layer on back of silicon wafer
Growing a tunneling silicon oxide layer and a doped layer on the back surface of a silicon wafer by using PECVD equipment, setting the pressure to be 1.2-2.5 Torr and the radio frequency power to be 40-65 mW/cm 2 Introducing reaction gas phosphane, silane, hydrogen and carbon dioxide, wherein the flow rate of the silane is 2.5-5.0 sccm, the flow rate of the hydrogen is 300-600 sccm, the flow rate of the carbon dioxide is 1.3-4.0 sccm, and the flow rate of the phosphane is 0.05-0.12 sccm; and then annealing the back surface of the silicon wafer by using a tube furnace, wherein the annealing temperature is 850-1000 ℃, the annealing time is 40-70 minutes, and nitrogen with the flow of 5000-8000 sccm is introduced to complete crystallization of the doped layer. The thickness of the prepared tunneling oxide layer is 1-3 nm, and the thickness of the doped layer is 30-150 nm.
(5) Chemical cleaning
And cleaning the front side and the back side of the silicon wafer by using an acid solution and an alkali solution. Wherein the acid solution is hydrofluoric acid and hydrochloric acid, and the alkali solution is potassium hydroxide or sodium hydroxide.
(6) Forming an oxide film layer on the back of the silicon wafer
Annealing by using a tube furnace, introducing oxygen and nitrogen as reaction gases, controlling the reaction temperature to be 600-700 ℃, and forming an oxide film layer with the thickness of 3-7 nm on the back surface.
(7) Depositing a first passivation film layer on the front surface of the silicon wafer
And depositing a first passivation film layer with the thickness of 10-20 nm on the front surface of the silicon wafer by using an ALD device.
(8) Depositing a second passivation film layer on the front surface and the back surface of the silicon wafer
A second passivation film layer is respectively deposited on the front surface and the back surface of the silicon wafer by adopting a magnetron sputtering mode, the target material is an indium tin oxide ceramic target, and the mass ratio of indium oxide to tin oxide is 9-10: 1, the deposition temperature is 150-250 ℃. The thickness of the front second passivation film layer is 90-110 nm, and the thickness of the back second passivation film layer is 120-140 nm.
(9) Preparing electrodes on the front and back of silicon wafer
Printing a metal electrode on the back of the silicon wafer through screen printing to form a back metal electrode; and printing a metal electrode on the front side of the silicon wafer to form a front side metal electrode. Finally, by light injection (light intensity 6000-13000W/m) 2 The TOPCO solar cell is obtained by processing at 30-80 ℃.
Due to the implementation of the technical scheme, compared with the prior art, the invention has the following advantages: according to the TOPCON solar cell and the preparation method thereof, the phosphorus doped nano crystalline silicon oxide layer is deposited to replace the traditional polycrystalline silicon layer, so that the selectivity of carrier collection is improved, the parasitic absorption loss of light on the back of the cell is reduced, the optical performance of the cell is improved, the carrier transmission is enhanced, and the passivation quality of the back of the cell is effectively improved; and the second passivation film layers are further arranged on the front side and the back side of the silicon wafer to replace the traditional silicon nitride film layer, so that the transverse transmission resistance can be effectively reduced.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings required for the description of the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present invention, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic flow chart of a method for manufacturing a TOPCon solar cell according to a preferred embodiment of the present invention;
fig. 2 is a schematic structural view of a TOPCon solar cell in a preferred embodiment of the invention;
wherein, the reference numerals include: the semiconductor device comprises a silicon wafer-1, a boron emitter layer-2, a first passivation film layer-3, a second passivation film layer-4, a tunneling oxide layer-5, a doped layer-6, an oxide film layer-7, a front metal electrode-8 and a back metal electrode-9.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely, and it is apparent that the described embodiments are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the present invention without making any inventive effort, shall fall within the scope of the present invention.
Example a method for fabricating a TOPCon solar cell is shown in fig. 1.
(1) Pretreatment of the silicon wafer 1
And selecting an N-type silicon wafer 1 with resistivity of 1.0 omega cm, size of 210mm and thickness of 140 mu m, and performing texturing cleaning on the silicon wafer 1 to enable the thickness of one side of the silicon wafer 1 to be 2.8 mu m.
(2) Boron diffusion on the front side of the silicon wafer 1
The silicon wafer 1 is put into a low-pressure diffusion furnace, boron trichloride or boron tribromide is used as a boron diffusion source, and nitrogen and oxygen are simultaneously introduced as reaction gases to carry out boron diffusion, so as to form a boron emitter with the sheet resistance of 170 ohm/square. Wherein the flow rate of the boron source is 400sccm, the flow rate of the nitrogen is 6500sccm, and the flow rate of the oxygen is 2500sccm.
(3) Alkali polishing the back of silicon wafer 1
The back side of the silicon wafer 1 was alkali polished with a sodium hydroxide solution in combination with an additive (Tuobang BP 65), and the weight of the alkali polished silicon wafer 1 was reduced to 0.24g.
(4) A tunneling oxide layer 5 and a doped layer 6 are deposited on the back surface of the silicon wafer 1
Growing a tunneling silicon oxide layer and a doped layer 6 on the back surface of the silicon wafer 1 by using a PECVD device, setting the pressure to be 2.0Torr and the radio frequency power to be 50mW/cm 2 Introducing reaction gases of phosphane, silane, hydrogen and carbon dioxide, wherein the flow rate of the silane is 4sccm, the flow rate of the hydrogen is 450sccm, the flow rate of the carbon dioxide is 2.5sccm, and the flow rate of the phosphane is 0.1sccm; and then annealing the back surface of the silicon wafer 1 by using a tube furnace, wherein the annealing temperature is 900 ℃, the annealing time is 55 minutes, and nitrogen with the flow of 5000sccm is introduced to complete crystallization of the doped layer 6. The thickness of the tunnel oxide layer 5 is 1.9nm and the thickness of the doped layer 6 is 90nm.
(5) Chemical cleaning
The front surface of the silicon wafer 1 is cleaned in a chain type device by using hydrofluoric acid, the front surface and the back surface of the silicon wafer 1 are cleaned in a groove type device by using potassium hydroxide solution, and finally the front surface and the back surface of the silicon wafer 1 are cleaned in the groove type device by using hydrofluoric acid and hydrochloric acid.
(6) Forming an oxide film layer 7 on the back surface of the silicon wafer 1
Annealing is carried out by using a tube furnace, oxygen and nitrogen are introduced as reaction gases, the reaction temperature is controlled to be 660 ℃, and an oxide film layer 7 with the thickness of 6nm is formed on the back surface.
(7) Depositing a first passivation film layer 3 on the front surface of the silicon wafer 1
A first passivation film layer 3 having a thickness of 18nm was deposited on the front side of the silicon wafer 1 using an ALD apparatus.
(8) A second passivation film layer 4 is deposited on the front surface and the back surface of the silicon wafer 1
A second passivation film layer 4 is respectively deposited on the front surface and the back surface of the silicon wafer 1 by adopting a magnetron sputtering mode, and the target material is an indium tin oxide ceramic target, wherein the mass fraction ratio of indium oxide to tin oxide is 9:1, the deposition temperature was 200 ℃. The thickness of the front side second passivation film layer 4 is 105nm, and the thickness of the back side second passivation film layer 4 is 128nm.
(9) Electrodes are respectively prepared on the front surface and the back surface of the silicon wafer 1
Printing a metal electrode on the back surface of the silicon wafer 1 by screen printing to form a back metal electrode 9; in the positive direction of the silicon wafer 1The front metal electrode 8 is formed by surface-printing a metal electrode. Finally by light injection (light intensity 9000W/m 2 The treatment was carried out at a temperature of 50℃to obtain a TOPCON solar cell.
The TOPCON solar cell prepared by the preparation method comprises an N-type silicon wafer 1, wherein a boron emitter layer 2, a first passivation film layer 3, a second passivation film layer 4 and a front metal electrode 8 are sequentially arranged on the front surface of the silicon wafer 1 upwards; the back of the silicon wafer 1 is provided with a tunneling oxide layer 5, a doped layer 6, an oxide film layer 7, a second passivation film layer 4 and a back metal electrode 9 in sequence downwards.
Specifically, in the present embodiment, the junction depth of the boron emitter layer 2 is 1 μm on the front surface of the silicon wafer 1; the first passivation film layer 3 is an alumina layer with the thickness of 18nm; the second passivation film layer 4 is an indium tin oxide layer, which is provided as a single layer and has a thickness of 105nm; the front metal electrode 8 is a silver electrode.
Specifically, in this embodiment, the thickness of the tunneling oxide layer 5 is 1.9nm on the back surface of the silicon wafer 1; the doped layer 6 is a phosphorus doped nano-crystalline silicon oxide layer, is arranged as a single layer and has a thickness of 90nm, and the phosphorus doped nano-crystalline silicon oxide has a wider energy band gap, so that the selectivity of collecting carriers is improved, the parasitic absorption loss of light on the back of the battery is reduced, the optical performance of the battery is improved, the carrier transmission is enhanced, and the passivation quality of the back is effectively improved. In addition, the oxide film layer 7 is a silicon oxide layer with a thickness of 6nm, and the arrangement of the oxide film layer 7 in this embodiment is used to reduce magnetron sputtering damage during indium tin oxide plating so as to protect the passivation effect of the battery. In addition, the second passivation film layer 4 on the back surface is also a single layer and has a thickness of 128nm; the back metal electrode 9 is a silver electrode.
In this embodiment, the front and back surfaces of the silicon wafer 1 are both provided with the second passivation film layer 4, which has the advantages of uniform thickness, easy control, good film repeatability, good stability, and good conductivity of indium tin oxide, and can effectively reduce the transverse transmission resistance.
Comparative example preparation method of TOPCON solar cell
The difference between this comparative example and the first example is that the step (4) is different, and the rest steps are the same, and the specific content of the step (4) in the first comparative example is:
and growing a tunneling silicon oxide layer and an intrinsic polycrystalline silicon layer on the back surface of the silicon wafer 1 by using LPCVD equipment, wherein the reaction temperature is 600 ℃, and the introduced reaction gases are silane, nitrogen and oxygen, wherein the flow rate of the silane is 450sccm, the flow rate of the nitrogen is 1500sccm, and the flow rate of the oxygen is 1900sccm. Then, phosphorus doping is carried out on the back surface to form a phosphorus doped polysilicon layer, the silicon wafer 1 is placed in a low-pressure diffusion furnace, phosphorus oxychloride is used as a diffusion phosphorus source, nitrogen and oxygen are simultaneously introduced as reaction gases, wherein the flow rate of the phosphorus source is 800sccm, the flow rate of the nitrogen is 3500sccm, the flow rate of the oxygen is 1750sccm, and the reaction temperature is 900 ℃.
Comparative example two preparation methods of TOPCON solar cell
The present comparative example differs from the first example in that: the difference between this comparative example and the first example is that the step (8) is different, the rest steps are the same, and the specific content of the step (8) of the second comparative example is: and respectively depositing a layer of silicon nitride on the front surface and the back surface of the silicon wafer 1 by PECVD, wherein the used gases are silane and ammonia, the flow rate of the silane is 1400sccm, the flow rate of the ammonia is 6500sccm, the temperature is 500 ℃, and the thickness of the prepared silicon nitride layer is 70nm.
Comparative example three preparation methods of TOPCON solar cell
The difference between this comparative example and example one is that the steps (4) and (8) are different, and the remaining steps are the same, wherein the step (4) in comparative example three is the same as the step (4) in comparative example one, and the step (8) in comparative example three is the same as the step (8) in comparative example two.
Example two results and discussion
The TOPCON solar cells prepared by the preparation methods of the TOPCON solar cells according to the first embodiment and the comparative examples one to three were subjected to related electrochemical performance tests, wherein the test methods are as follows: under STC (Standard Test Conditions) conditions (25 ℃,1000w/m using a conventional Hall tester 2 ) Testing was performed. The test results are shown in Table 1.
Table 1 results of electrical performance test of TOPCon solar cells in example one and comparative examples one to three
As can be seen from table 1, in example one, compared with comparative example one, a conventional phosphorus doped polysilicon layer was deposited on the back side of the silicon wafer; in the first example, compared with the second example, the conventional silicon nitride layer is deposited on the front surface and the back surface of the silicon wafer in the second example; in the first example, compared with the third comparative example, the conventional phosphorus doped polysilicon layer was deposited on the back surface of the silicon wafer in the step (4), and the conventional silicon nitride layer was deposited on both the front and back surfaces of the silicon wafer in the step (8); the test results show that the TOPCon solar cells prepared by the preparation method of the first embodiment are obviously better than the TOPCon solar cells of the first to third comparative examples in the aspects of open circuit voltage (Uoc), current density (Isc), influence factor (FF), conversion Efficiency (Efficiency) and the like, which is sufficient to prove that the preparation method of the first embodiment can reduce parasitic absorption loss of light on the back of the cell, reduce transverse transmission resistance, effectively improve passivation quality on the back of the cell and finally improve the performance of the cell.
The above embodiments are only for illustrating the technical concept and features of the present invention, and are intended to enable those skilled in the art to understand the present invention and to implement the same, but are not intended to limit the scope of the present invention, and all equivalent changes or modifications made according to the spirit of the present invention should be included in the scope of the present invention.

Claims (10)

1. A preparation method of a TOPCON solar cell comprises the following steps:
respectively performing boron diffusion and alkali polishing on the front and back surfaces of the cleaned and textured silicon wafer, depositing a tunneling oxide layer and a doped layer on the back surface of the silicon wafer, annealing and performing chemical cleaning; it is characterized in that the method comprises the steps of,
annealing the silicon wafer again after the step of chemical cleaning and forming an oxide film layer on the back surface of the silicon wafer;
depositing a first passivation film layer on the front surface of the silicon wafer;
then depositing a second passivation film layer on the front surface and the back surface of the silicon wafer;
finally, respectively preparing a front metal electrode and a back metal electrode on the front side and the back side of the silicon wafer to obtain the TOPCON solar cell; the doped layer is a phosphorus doped nano crystalline silicon oxide layer.
2. The method of claim 1, wherein the second passivation film layer is an indium tin oxide layer.
3. The method of claim 1, wherein the doped layer is deposited by: under the pressure of 1.2 to 2.5Torr, the radio frequency power is 40 to 65mW/cm 2 And the deposition is carried out by using PECVD equipment at the temperature of 90-150 ℃, and the thickness of the doped layer is 30-150 nm.
4. The method of claim 2, wherein the step of depositing a second passivation film layer on both the front and back surfaces of the silicon wafer comprises: the magnetron sputtering mode is adopted for deposition, the target material is indium tin oxide, and the temperature is 150-250 ℃.
5. The preparation method according to claim 4, wherein the mass fraction ratio of indium oxide to tin oxide in the indium tin oxide is 9-10: 1.
6. the method of claim 1, wherein the thickness of the second passivation film deposited on the front surface of the silicon wafer is 90-110 nm, and the thickness of the second passivation film deposited on the back surface of the silicon wafer is 120-140 nm.
7. The method of claim 1, wherein in the step of annealing after depositing the tunnel oxide layer and the doped layer on the back surface of the silicon wafer, the annealing temperature is 50 to 400 ℃ higher than the temperature at which the silicon wafer is annealed again after the step of chemical cleaning.
8. The method according to claim 7, wherein in the step of annealing after depositing the tunnel oxide layer and the doped layer on the back surface of the silicon wafer, equipment used for annealing is a tube furnace, and the annealing temperature is 850-1000 ℃; and in the step of annealing the silicon wafer again after the step of chemical cleaning, equipment used for annealing is a tube furnace, and the annealing temperature is 600-700 ℃.
9. The method according to claim 4, wherein the oxide film layer is a silicon oxide layer, and the thickness of the oxide film layer is 3 to 7nm.
10. A TOPCon solar cell prepared by the preparation method of any one of claims 1 to 9.
CN202310761175.3A 2023-06-26 2023-06-26 TOPCON solar cell and preparation method thereof Pending CN116544314A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310761175.3A CN116544314A (en) 2023-06-26 2023-06-26 TOPCON solar cell and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310761175.3A CN116544314A (en) 2023-06-26 2023-06-26 TOPCON solar cell and preparation method thereof

Publications (1)

Publication Number Publication Date
CN116544314A true CN116544314A (en) 2023-08-04

Family

ID=87449070

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310761175.3A Pending CN116544314A (en) 2023-06-26 2023-06-26 TOPCON solar cell and preparation method thereof

Country Status (1)

Country Link
CN (1) CN116544314A (en)

Similar Documents

Publication Publication Date Title
AU2022331906A1 (en) TOPCon cell, method for manufacturing the same, and electrical device
JP5058184B2 (en) Method for manufacturing photovoltaic device
TW200950113A (en) Thin film silicon solar cell and manufacturing method thereof
CN111816727A (en) Interdigital back contact heterojunction solar cell based on LPCVD (low pressure chemical vapor deposition) high-efficiency amorphous silicon doping technology
CN109004038B (en) Solar cell, preparation method thereof and photovoltaic module
CN115000246B (en) P-type passivation contact battery preparation method and passivation contact battery
CN112542521A (en) P-type back localized doped cell and preparation method thereof
WO2022142007A1 (en) Efficient heterojunction battery structure and preparation method therefor
CN115036396B (en) Preparation method of boron doped emitter
WO2023092977A1 (en) Method for preparing tunnel oxide layer and amorphous silicon thin film, and topcon cell
CN115692545A (en) Method for improving doping concentration of polycrystalline silicon active phosphorus of N-type TOPCon battery in PECVD route
CN114823969A (en) Low-temperature hydrogen plasma auxiliary annealing method for improving performance of passivation contact structure and TOPCon solar cell
CN112002778B (en) Silicon heterojunction solar cell and manufacturing method thereof
WO2024060933A1 (en) Solar cell and manufacturing method therefor
CN218160392U (en) Solar cell
CN114725239B (en) Preparation method of heterojunction battery
CN113571602B (en) Secondary diffusion selective emitter and preparation method and application thereof
CN115692533A (en) TOPCon battery and preparation method thereof
CN111403492A (en) Preparation method of passivation layer for solar cell and preparation method of solar cell
CN116544314A (en) TOPCON solar cell and preparation method thereof
JP2001250968A (en) Crystal silicon thin film semiconductor device, crystal silicon thin film photovoltaic element, and method of manufacturing for crystal silicon thin film semiconductor device
CN114583016A (en) TOPCon battery and preparation method thereof
CN219917189U (en) TOPCON solar cell
CN114203832B (en) Cast monocrystalline silicon passivation structure with passivation contact layer and composite passivation layer superimposed
CN112928180B (en) Diffusion method suitable for LDSE technology

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination