CN115602603A - 贴合晶圆的制造方法 - Google Patents
贴合晶圆的制造方法 Download PDFInfo
- Publication number
- CN115602603A CN115602603A CN202210800956.4A CN202210800956A CN115602603A CN 115602603 A CN115602603 A CN 115602603A CN 202210800956 A CN202210800956 A CN 202210800956A CN 115602603 A CN115602603 A CN 115602603A
- Authority
- CN
- China
- Prior art keywords
- wafer
- active layer
- support substrate
- bonding
- laser mark
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76275—Vertical isolation by bonding techniques
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Laser Beam Processing (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021-113847 | 2021-07-08 | ||
JP2021113847A JP2023010050A (ja) | 2021-07-08 | 2021-07-08 | 貼り合わせウェーハの製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN115602603A true CN115602603A (zh) | 2023-01-13 |
Family
ID=84843574
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210800956.4A Pending CN115602603A (zh) | 2021-07-08 | 2022-07-08 | 贴合晶圆的制造方法 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP2023010050A (ja) |
CN (1) | CN115602603A (ja) |
-
2021
- 2021-07-08 JP JP2021113847A patent/JP2023010050A/ja active Pending
-
2022
- 2022-07-08 CN CN202210800956.4A patent/CN115602603A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
JP2023010050A (ja) | 2023-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4552858B2 (ja) | 貼り合わせウェーハの製造方法 | |
JP2006222453A (ja) | シリコンウエーハの製造方法及びシリコンウエーハ並びにsoiウエーハ | |
KR20190048278A (ko) | 실리콘 웨이퍼의 산화물층의 두께 예측 방법 | |
TWI400743B (zh) | Silicon wafer and its manufacturing method | |
CN110060959B (zh) | 贴合晶片的制造方法 | |
US6753955B2 (en) | Inspection device for crystal defect of silicon wafer and method for detecting crystal defect of the same | |
CN115602603A (zh) | 贴合晶圆的制造方法 | |
JP4031910B2 (ja) | シリコンエピタキシャルウェーハの製造方法 | |
JP4423903B2 (ja) | シリコンエピタキシャルウェーハ及びその製造方法 | |
JP5587257B2 (ja) | イオン注入機の基板保持具の劣化判定方法 | |
TW202017029A (zh) | 具雷射標記矽晶圓的製造方法及具雷射標記矽晶圓 | |
JP2009027095A (ja) | 半導体ウェハの評価方法、半導体ウェハの研削方法、及び半導体ウェハの加工方法 | |
JP2019067952A (ja) | 半導体ウェーハの評価方法および該方法を用いた半導体ウェーハの製造方法 | |
JP2014049699A (ja) | Soiウェーハの製造方法 | |
JP4617788B2 (ja) | 貼り合わせウェーハの評価方法及び貼り合わせウェーハの評価装置 | |
JP5706722B2 (ja) | ZnO系化合物半導体結晶の表面欠陥の検出方法 | |
JP6123150B2 (ja) | シリコンウェーハ加工量の評価方法およびシリコンウェーハの製造方法 | |
JP4075426B2 (ja) | シリコンウェーハの製造方法 | |
CN113302718B (zh) | 硅外延晶片的制造方法和硅外延晶片 | |
KR102331799B1 (ko) | 웨이퍼의 평가 방법 | |
JP2019034862A (ja) | 炭化珪素エピ基板の製造方法 | |
JP5670303B2 (ja) | イオン注入機の基板保持具の劣化判定方法 | |
CN113544817B (zh) | 硅外延晶片的制造方法和硅外延晶片 | |
KR101356400B1 (ko) | 웨이퍼의 오염 방지 방법, 검사 방법 및 제조 방법 | |
JP2003203890A (ja) | シリコンウェーハの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |