CN115410971A - GaN基复合衬底、GaN基器件及其制作方法 - Google Patents

GaN基复合衬底、GaN基器件及其制作方法 Download PDF

Info

Publication number
CN115410971A
CN115410971A CN202110578692.8A CN202110578692A CN115410971A CN 115410971 A CN115410971 A CN 115410971A CN 202110578692 A CN202110578692 A CN 202110578692A CN 115410971 A CN115410971 A CN 115410971A
Authority
CN
China
Prior art keywords
gan
substrate
isolation
composite substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110578692.8A
Other languages
English (en)
Inventor
刘凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Enkris Semiconductor Inc
Original Assignee
Enkris Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Enkris Semiconductor Inc filed Critical Enkris Semiconductor Inc
Priority to CN202110578692.8A priority Critical patent/CN115410971A/zh
Publication of CN115410971A publication Critical patent/CN115410971A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0093Wafer bonding; Removal of the growth substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • H01L21/7813Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate leaving a reusable substrate, e.g. epitaxial lift off
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H01L2221/68386Separation by peeling

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Element Separation (AREA)

Abstract

本发明提供了一种GaN基复合衬底、GaN基器件及其制作方法,GaN基复合衬底包括:隔离衬底、GaN基衬底,以及位于隔离衬底与GaN基衬底之间的键合层。本发明采用GaN基复合衬底取代GaN基材料衬底,复合衬底通过键合层将GaN基衬底与隔离衬底键合在一起,隔离衬底无沿厚度方向延伸的缺陷,可封堵化学腐蚀液通过GaN基衬底中的孔洞向下渗漏的路径,避免机台以及产线的污染,从而可获得质量较好的GaN基器件层,进而提高GaN基器件的良率。

Description

GaN基复合衬底、GaN基器件及其制作方法
技术领域
本发明涉及半导体技术领域,尤其涉及一种GaN基复合衬底、GaN基器件及其制作方法。
背景技术
III族氮化物是继Si、GaAs等第一、第二代半导体材料之后的第三代新型半导体材料,其中GaN作为宽禁带半导体材料有许多优点,诸如饱和漂移速度高、击穿电压大、载流子输运性能优异以及能够形成AlGaN、InGaN三元合金和AlInGaN四元合金等,容易制作GaN基的PN结。鉴于此,近几年来GaN基材料和半导体器件得到了广泛和深入的研究,MOCVD(Metal-organic Chemical Vapor Deposition,金属有机物化学气相沉积)技术生长GaN基材料日趋成熟;在半导体器件研究方面,GaN基LED、LDs等光电子器件以及GaN基HEMT等微电子器件方面的研究都取得了显著的成绩和长足的发展。
良率,亦称“合格率”,是半导体产品质量的一项重要指标,指合格品量占全部加工品的百分率。如何提高GaN基器件的良率,是行业内普遍需解决的技术问题。
发明内容
本发明的发明目的是提供一种GaN基复合衬底、GaN基器件及其制作方法,提高GaN基器件的良率。
为实现上述目的,本发明的第一方面提供一种GaN基复合衬底,包括:隔离衬底、GaN基衬底,以及位于所述隔离衬底与所述GaN基衬底之间的键合层。
可选地,所述GaN基衬底的材料包括:GaN或AlGaN。
可选地,所述GaN基衬底为单层结构或叠层结构。
可选地,所述隔离衬底的材料为单晶硅或三氧化二铝。
可选地,所述隔离衬底为单层结构或叠层结构。
可选地,所述键合层的材料为金属铝、金属金、硅金合金、金锡合金,以及铜锡合金中的至少一种。
本发明的第二方面提供一种GaN基器件,包括:上述任一项所述的GaN基复合衬底,以及位于所述GaN基复合衬底上的GaN基器件层,所述GaN基器件层靠近所述GaN基衬底。
本发明的第三方面提供一种GaN基器件的制作方法,包括:
在上述任一项所述的GaN基复合衬底上外延生长GaN基器件层,所述GaN基器件层靠近所述GaN基衬底;
剥离所述隔离衬底。
可选地,剥离所述隔离衬底包括:采用加热法熔化所述键合层;或化学腐蚀所述键合层。
对于如何提高GaN基器件的良率,相关技术中采用了多种方案,例如采用更佳的器件结构设计、使用更合理的工艺参数等。然而,本发明人通过对工艺制程进行分析,发现良率降低的一个原因在于:GaN基材料或多或少存在缺陷,主要是一些沿厚度方向延伸的孔洞,造成使用GaN基材料作为衬底制作GaN基器件工艺中,一些化学腐蚀液,例如显影液等,会通过孔洞向下渗漏,引起机台以及产线的污染。
要解决上述问题,一种方案是提高GaN基材料的质量,减少甚至避免缺陷。此方案成本较高,且工艺方向不明确。
与现有技术相比,本发明的有益效果在于:
本发明采用GaN基复合衬底取代GaN基材料衬底,复合衬底通过键合层将GaN基衬底与隔离衬底键合在一起,隔离衬底无沿厚度方向延伸的缺陷,可封堵化学腐蚀液通过GaN基衬底中的孔洞向下渗漏的路径,避免机台以及产线的污染,从而可获得质量较好的GaN基器件层,进而提高GaN基器件的良率。
附图说明
图1是本发明第一实施例的GaN基复合衬底的截面结构示意图;
图2是本发明第二实施例的GaN基复合衬底的截面结构示意图;
图3是本发明第三实施例的GaN基复合衬底的截面结构示意图;
图4是本发明第四实施例的GaN基器件的截面结构示意图;
图5是本发明第五实施例的GaN基器件的截面结构示意图;
图6是图5的GaN基器件的制作方法的流程图。
为方便理解本发明,以下列出本发明中出现的所有附图标记:
GaN基复合衬底1、2、3 隔离衬底10
GaN基衬底11 键合层12
第一隔离衬底101 第二隔离衬底102
第一GaN基衬底111 第二GaN基衬底112
GaN基器件4、5 GaN基器件层21
具体实施方式
为使本发明的上述目的、特征和优点能够更为明显易懂,下面结合附图对本发明的具体实施例做详细的说明。
图1是本发明第一实施例的GaN基复合衬底的截面结构示意图。
参照图1所示,GaN基复合衬底1包括:隔离衬底10、GaN基衬底11,以及位于隔离衬底10与GaN基衬底11之间的键合层12。
本实施例中,隔离衬底10与GaN基衬底11都为单层结构。单层隔离衬底10的材料可以为单晶硅或三氧化二铝。单晶硅衬底的制作工艺成熟,晶格缺陷较少,三氧化二铝结构致密,两者都可以起到封堵液体继续向下流动的作用。单层GaN基衬底11的材料可以为GaN或AlGaN。单层GaN基衬底11的材料可以基于后续外延生长的具体材料进行合理选择。
键合层12的材料可以为金属铝、金属金、硅金合金、金锡合金,以及铜锡合金中的至少一种。上述材料能实现隔离衬底10与GaN基衬底11之间的牢固结合,且在加热时易熔融,方便隔离衬底10从GaN基衬底11上剥下。
图2是本发明第二实施例的GaN基复合衬底的截面结构示意图。
参照图2与图1所示,本实施例二的GaN基复合衬底2与实施例一的GaN基复合衬底1大致相同,区别仅在于:隔离衬底10包括:第一隔离衬底101与第二隔离衬底102,第二隔离衬底102靠近键合层12。换言之,隔离衬底10为叠层结构。
第一隔离衬底101的材料可以为单晶硅,第二隔离衬底102的材料可以为三氧化二铝。叠层结构相对于单层结构,可以进一步防止液体继续向下流动至机台。
其它实施例中,叠层结构也可以包括三层及其以上。
图3是本发明第三实施例的GaN基复合衬底的截面结构示意图。
参照图3、图2与图1所示,本实施例三的GaN基复合衬底3与实施例一、二的GaN基复合衬底1、2大致相同,区别仅在于:GaN基衬底11包括:第一GaN基衬底111与第二GaN基衬底112,第一GaN基衬底111靠近键合层12。换言之,GaN基衬底11为叠层结构。
第二GaN基衬底112的缺陷密度小于第一GaN基衬底111的缺陷密度,以提高后续外延生长的GaN基器件层的质量。第一GaN基衬底111与第二GaN基衬底112与材料可以相同或不同。
图4是本发明第四实施例的GaN基器件的截面结构示意图。
参照图4所示,GaN基器件4包括:上述任一GaN基复合衬底1、2、3,以及位于GaN基复合衬底1、2、3上的GaN基器件层21,GaN基器件层21靠近GaN基衬底11。
GaN基器件层21可以包括外延生长工艺以及图形化工艺。
由于GaN基复合衬底1、2、3的隔离衬底10无沿厚度方向延伸的缺陷,可封堵化学腐蚀液通过GaN基衬底11中的孔洞向下渗漏的路径,因而可避免机台以及产线的污染,从而可获得质量较好的GaN基器件层21,进而提高GaN基器件4的良率。
图5是本发明第五实施例的GaN基器件的截面结构示意图。
参照图5与图4所示,本实施例五的GaN基器件5与实施例四的GaN基器件4大致相同,区别仅在于:剥离了隔离衬底10与键合层12。
GaN基器件5可利于器件轻薄化以及利于器件散热。
图6是图5的GaN基器件的制作方法的流程图。
参照图6所示,GaN基器件的制作方法包括:步骤S1,在上述任一GaN基复合衬底1、2、3上外延生长GaN基器件层21,GaN基器件层21靠近GaN基衬底11;步骤S2,剥离隔离衬底10。
剥离隔离衬底10可以包括:采用加热法熔化键合层12;或化学腐蚀键合层12。
化学腐蚀键合层12可通过酸性溶液实现。
虽然本发明披露如上,但本发明并非限定于此。任何本领域技术人员,在不脱离本发明的精神和范围内,均可作各种更动与修改,因此本发明的保护范围应当以权利要求所限定的范围为准。

Claims (9)

1.一种GaN基复合衬底,其特征在于,包括:隔离衬底(10)、GaN基衬底(11),以及位于所述隔离衬底(10)与所述GaN基衬底(11)之间的键合层(12)。
2.根据权利要求1所述的GaN基复合衬底,其特征在于,所述GaN基衬底(11)的材料包括:GaN或AlGaN。
3.根据权利要求1或2所述的GaN基复合衬底,其特征在于,所述GaN基衬底(11)为单层结构或叠层结构。
4.根据权利要求1所述的GaN基复合衬底,其特征在于,所述隔离衬底(10)的材料为单晶硅或三氧化二铝。
5.根据权利要求4所述的GaN基复合衬底,其特征在于,所述隔离衬底(10)为单层结构或叠层结构。
6.根据权利要求1或4述的GaN基复合衬底,其特征在于,所述键合层(12)的材料为金属铝、金属金、硅金合金、金锡合金,以及铜锡合金中的至少一种。
7.一种GaN基器件,其特征在于,包括:权利要求1至6任一项所述的GaN基复合衬底,以及位于所述GaN基复合衬底上的GaN基器件层(21),所述GaN基器件层(21)靠近所述GaN基衬底(11)。
8.一种GaN基器件的制作方法,其特征在于,包括:
在权利要求1至6任一项所述的GaN基复合衬底上外延生长GaN基器件层(21),所述GaN基器件层(21)靠近所述GaN基衬底(11);
剥离所述隔离衬底(10)。
9.根据权利要求8所述的GaN基器件的制作方法,其特征在于,剥离所述隔离衬底(10)包括:采用加热法熔化所述键合层(12);或化学腐蚀所述键合层(12)。
CN202110578692.8A 2021-05-26 2021-05-26 GaN基复合衬底、GaN基器件及其制作方法 Pending CN115410971A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110578692.8A CN115410971A (zh) 2021-05-26 2021-05-26 GaN基复合衬底、GaN基器件及其制作方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110578692.8A CN115410971A (zh) 2021-05-26 2021-05-26 GaN基复合衬底、GaN基器件及其制作方法

Publications (1)

Publication Number Publication Date
CN115410971A true CN115410971A (zh) 2022-11-29

Family

ID=84155872

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110578692.8A Pending CN115410971A (zh) 2021-05-26 2021-05-26 GaN基复合衬底、GaN基器件及其制作方法

Country Status (1)

Country Link
CN (1) CN115410971A (zh)

Similar Documents

Publication Publication Date Title
CN103137446B (zh) 硅衬底上氮化镓生长方法
JP5087818B2 (ja) 電界効果トランジスタ
EP2469581A1 (en) Semiconductor element and production method thereof
US8772831B2 (en) III-nitride growth method on silicon substrate
JP6130995B2 (ja) エピタキシャル基板及び半導体装置
JP2006521984A (ja) Iii族の窒化物装置を製作する方法およびそのように製作された装置
US20050118752A1 (en) Method of making substrates for nitride semiconductor devices
JP2005527988A (ja) 窒化ガリウムベース素子及び製造方法
JP2006269939A5 (zh)
JP2009096655A (ja) エピタキシャル成長基板の製造方法、窒化物系化合物半導体素子の製造方法、エピタキシャル成長基板及び窒化物系化合物半導体素子
KR20150085724A (ko) 질화물 반도체 소자 및 그 제조 방법
EP2802002B1 (en) Method for the manufacturing of a substrate having a hetero-structure
KR20150091706A (ko) 질화물 반도체 소자 및 그 제조 방법
US8679881B1 (en) Growth method for reducing defect density of gallium nitride
CN102640258B (zh) 一种制作氮化物半导体器件的方法
KR20230056686A (ko) 다이아몬드 방열판을 갖는 헤테로에피택셜 구조
US20220416071A1 (en) High electron mobility transistor and method of manufacturing the same
CN115410971A (zh) GaN基复合衬底、GaN基器件及其制作方法
WO2021237528A1 (zh) Ⅲ族氮化物结构及其制作方法
US20230154785A1 (en) N-face polar gan-based device and composite substrate thereof, and method of manufacturing composite substrate
KR100834698B1 (ko) 질화 갈륨 박막 형성 방법 및 이 방법에 의해 제조된 질화갈륨 박막 기판
TWI797513B (zh) 半導體結構及其製作方法
KR101901932B1 (ko) 이종 기판, 질화물 반도체 발광 소자 및 그 제조 방법
TWI792110B (zh) 半導體結構及其製作方法
KR101381985B1 (ko) 수직형 발광소자 제조 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination