CN115298826A - 三维铁电存储器及电子设备 - Google Patents

三维铁电存储器及电子设备 Download PDF

Info

Publication number
CN115298826A
CN115298826A CN202080098708.9A CN202080098708A CN115298826A CN 115298826 A CN115298826 A CN 115298826A CN 202080098708 A CN202080098708 A CN 202080098708A CN 115298826 A CN115298826 A CN 115298826A
Authority
CN
China
Prior art keywords
memory
layer
electrode
block
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202080098708.9A
Other languages
English (en)
Inventor
魏侠
杨喜超
张岩
秦健鹰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN115298826A publication Critical patent/CN115298826A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B53/00Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
    • H10B53/10Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors characterised by the top-view layout

Landscapes

  • Semiconductor Memories (AREA)

Abstract

本申请实施例属于存储设备技术领域,具体涉及一种三维铁电存储器及电子设备。本申请实施例旨在解决相关技术中三维铁电存储器的尺寸较大,难以实现三维铁电存储器的小型化的问题。本申请实施的三维铁电存储器及电子设备,存储层包括参考层,在参考层背离基底的一侧设置有第一介质层,第一介质层包括多个间隔设置的第一存储块,在参考层朝向基底的一侧设置有第二介质层,第二介质层包括多个间隔设置的第二存储块;第一介质层和第二介质层共用一个参考层,与一个参考层对应设置一个介质层相比,减少了参考层的数量,进而在垂直于基底的方向减小了三维铁电存储器的尺寸,进而减小了三维铁电存储器的体积,实现了三维铁电存储器的小型化。

Description

PCT国内申请,说明书已公开。

Claims (18)

  1. PCT国内申请,权利要求书已公开。
CN202080098708.9A 2020-04-29 2020-04-29 三维铁电存储器及电子设备 Pending CN115298826A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2020/087763 WO2021217493A1 (zh) 2020-04-29 2020-04-29 三维铁电存储器及电子设备

Publications (1)

Publication Number Publication Date
CN115298826A true CN115298826A (zh) 2022-11-04

Family

ID=78331597

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202080098708.9A Pending CN115298826A (zh) 2020-04-29 2020-04-29 三维铁电存储器及电子设备

Country Status (2)

Country Link
CN (1) CN115298826A (zh)
WO (1) WO2021217493A1 (zh)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101878529B (zh) * 2007-11-29 2012-07-04 松下电器产业株式会社 非易失性存储装置及其制造方法
CN101350360B (zh) * 2008-08-29 2011-06-01 中国科学院上海微系统与信息技术研究所 一种三维堆叠非相变所致电阻转换存储装置及其制造方法
JP2011029258A (ja) * 2009-07-22 2011-02-10 Toshiba Corp 半導体記憶装置
CN109378313B (zh) * 2018-09-23 2020-10-30 复旦大学 一种低功耗三维非易失性存储器及其制备方法

Also Published As

Publication number Publication date
WO2021217493A1 (zh) 2021-11-04

Similar Documents

Publication Publication Date Title
US10510773B2 (en) Apparatuses having a ferroelectric field-effect transistor memory array and related method
KR101793286B1 (ko) 수직의 비트 라인들 및 단면 워드 라인 아키텍처를 가지는 재프로그래밍 가능한 메모리 요소들의 3차원 어레이
US8289747B2 (en) Non-volatile memory device and method of operating the same
KR101726460B1 (ko) 수직의 비트 라인들을 가지는 재프로그래밍 가능한 비휘발성 메모리 요소의 3차원 어레이
US8384061B2 (en) Nonvolatile memory device and manufacturing method
CN101847647B (zh) 非易失性半导体存储装置及其制造方法
CN101300678B (zh) 交叉点结构的半导体存储装置
KR100524427B1 (ko) 전자적 장치를 위한 다차원 어드레싱 아키텍쳐
JP3895640B2 (ja) クロスポイントダイオードメモリアレイのアドレス指定及びセンシング
US9257485B2 (en) Memory device and apparatus including the same
US20100264393A1 (en) Nonvolatile memory device and manufacturing method thereof
TW201106360A (en) Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a single-sided word line architecture
TW201230041A (en) Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof
KR20020092832A (ko) 어드레싱 회로 및 어드레싱 방법, 메모리 회로, 메모리시스템 및 메모리 모듈, 집적 회로
CN107025929A (zh) 存储器装置、静态随机存取存储器阵列及其制造方法
JP2006120702A (ja) 可変抵抗素子および半導体装置
CN111445937B (zh) 电阻式存储器
US8537605B2 (en) Nonvolatile semiconductor memory device having coplanar surfaces at resistance variable layer and wiring layer and manufacturing method thereof
TW200522085A (en) Addressing circuit for a cross-point memory array including cross-point resistive elements
JP2017059595A (ja) 磁気メモリ
US7830709B2 (en) Integrated circuit, method of reading data stored within a memory device of an integrated circuit, method of writing data into a memory device of an integrated circuit, memory module, and computer program
US7583527B2 (en) Tunable resistor and method for operating a tunable resistor
CN115298826A (zh) 三维铁电存储器及电子设备
US6380553B2 (en) Multilayer matrix-addressable logic device with a plurality of individually matrix-addressable and stacked thin films of an active material
TW201208057A (en) Connection and addressing of multi-plane crosspoint devices

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination