Disclosure of Invention
Based on solving the above problems, the present invention provides a method for manufacturing an optoelectronic hybrid package structure, comprising the following steps:
(1) sequentially forming an optical chip layer, a first wiring layer, a battery cell layer and a radiator on a carrier;
(2) removing the carrier, and forming a second wiring layer on the exposed lower surface of the optical chip layer by taking the radiator as a support body;
(3) forming a plurality of openings in the second wiring layer, and inserting an optical waveguide assembly into the openings, the optical waveguide assembly having a thickness greater than that of the second wiring layer such that a portion of the optical waveguide assembly protrudes from a lower surface of the second wiring layer;
(4) cutting to be single, forming a plurality of photoelectric packaging pieces, and arranging solder balls on the lower surface of a second wiring layer of each photoelectric packaging piece;
(5) providing a glass substrate, wherein the glass substrate is provided with a chip mounting groove, embedding a photoelectric packaging piece into the chip mounting groove, and enabling the welding ball to be jointed with a first welding pad on the bottom surface of the chip mounting groove, and the bottom of the light guide component is jointed with the bottom surface of the chip mounting groove.
Further, the optical chip layer comprises a plurality of optical chips and a plurality of first insulating heat conduction blocks around the optical chips, and a first filling layer is arranged between the optical chips and the first insulating heat conduction blocks; the battery cell sheet layer comprises a plurality of electric chips and a plurality of second insulating heat-conducting blocks around the electric chips, and a second filling layer is arranged between the electric chips and the second insulating heat-conducting blocks.
Further, at least one first insulating heat conduction block is provided with a first groove facing the second wiring layer, first welding materials are filled in the first groove, and the first welding materials are electrically connected with the second wiring layer; at least one second insulating heat conduction block is provided with a second groove facing the first wiring layer, second welding materials are filled in the second groove, and the second welding materials are electrically connected with the first wiring layer.
Further, in step (4), the cutting specifically includes: and cutting along a cutting channel, wherein the cutting channel penetrates through at least parts of the first and second insulating heat conduction blocks and the first and second grooves, and the side surface of the photoelectric packaging piece is exposed out of the first welding flux and the second welding flux.
Furthermore, a plurality of second bonding pads are arranged on the side wall of the chip mounting groove, in the step (5), the side surface of the photoelectric packaging piece is attached to the side wall, and the side surfaces of the first welding flux and the second welding flux face the plurality of second bonding pads in a one-to-one correspondence manner.
Further, the method also comprises the step (6): ablating the first and second solders with a laser such that the first and second solders are electrically connected to the plurality of second pads, respectively.
Further, the method also comprises the step (7): and filling a third filling layer in the chip mounting groove.
Furthermore, the bottom of the first groove is provided with a third groove with a deeper depth, the bottom of the second groove is provided with a fourth groove with a deeper depth, and the cutting path penetrates through the third groove and the fourth groove.
Furthermore, the insulating heat conduction block is of a square LTCC ceramic block structure.
The invention also additionally provides an optoelectronic hybrid packaging structure, which is formed by the manufacturing method of the optoelectronic hybrid packaging structure.
The invention has the following beneficial effects: the light guide component is embedded in the opening of the second wiring layer and protrudes out of the second wiring layer by a certain height, so that the plurality of solder balls cannot collapse when being welded to the glass substrate, the welding reliability is ensured, and the light guide component is protected. Furthermore, the welding flux with the exposed side surface is arranged in the insulating heat conduction block and is directly electrically connected to the welding pad on the side wall of the chip mounting groove of the glass substrate, so that the welding flexibility can be increased, and the shortening of the driving path of the optical chip and the electric chip can be ensured.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present disclosure more apparent, the technical solutions of the embodiments of the present disclosure will be described clearly and completely with reference to the drawings of the embodiments of the present disclosure. It is to be understood that the described embodiments are only a few embodiments of the present disclosure, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the described embodiments of the disclosure without any inventive step, are within the scope of protection of the disclosure.
Unless otherwise defined, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The use of "first," "second," and similar terms in this disclosure is not intended to indicate any order, quantity, or importance, but rather is used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that the element or item preceding the word comprises the element or item listed after the word and its equivalent, but does not exclude other elements or items. The terms "connected" or "coupled" and the like are not restricted to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "upper", "lower", "left", "right", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
Referring to fig. 1 and 2, a method for manufacturing a photoelectric hybrid package structure according to an embodiment of the present invention includes sequentially forming an optical chip layer 11, a first wiring layer 12, a cell layer 13, and a heat sink 14 on a carrier 10 from bottom to top. The carrier 10 may be a rigid stainless steel material, a ceramic material, a silicon material, or the like. The optical chip layer 11 includes a plurality of optical chips 15 and a plurality of first insulating thermal conductive blocks 16 surrounding the plurality of optical chips 15, and the optical chips 15 may be emitting optical chips or receiving optical chips, such as PIN diodes.
As shown in fig. 2, each of the first insulating and thermally conductive blocks 16 may have a different size. At least one of the first insulating and heat-conducting blocks 16 has a first groove 17 facing the carrier, the first groove 17 crossing the cutting street C1C 2. The bottom of the first groove 17 also has a deeper second groove 18, the second groove 18 also crossing the cutting lane C1C 2. The first groove 17 and the second groove 18 are filled with a first solder 19, and the first solder 19 may be a gold-tin solder, a tin-gold solder, or the like. The first insulating heat-conducting block 16 may be a square LTCC ceramic block structure, which has good heat-conducting property, and can conveniently form the first groove 17 and the second groove 18. Further, a first filling layer 20 is provided between the optical chip 15 and the first insulating heat-conductive block 16, and the first filling layer 20 may be a heat-cured transparent resin material.
The optical chip layer 11 has a flat upper surface, which may be formed by a CMP process. The first wiring layer 12 is formed on the optical chip layer 11, and may include a plurality of dielectric layers and a wiring pattern (not shown) interposed between the dielectric layers. The top surface of the first wiring layer 12 has bonded conductive portions to which the electrical chips 21 of the cell sheet layer 13 are electrically connected by solder balls.
The cell sheet layer 13 includes a plurality of electrical chips 21 and a plurality of second insulating heat-conducting blocks 22 surrounding the plurality of electrical chips 21. The electrical chip 21 may be a control chip or an optical adjusting chip, etc., wherein the second insulating and thermal conductive block 22 is made of the same material and has the same structure as the first insulating and thermal conductive block 16, and has a third groove 23 facing the first wiring layer 12 and a fourth groove 24 deeper at the bottom of the third groove 23, and likewise, the third groove 23 and the fourth groove 24 both cross the scribe line C1C2, and the third groove 23 and the fourth groove 24 are filled with a second solder 25, wherein the second solder 25 is physically and electrically connected to the conductive portion of the first wiring layer 12. A second filling layer 26 is provided between the electric chip 21 and the second insulating and heat-conducting block 22, and the second filling layer 26 is made of the same material as the first filling layer 20.
The cell sheet layer 13 also has a flat upper surface, and is also formed by a CMP process. The heat sink 14 is fixed on the electrical chip 13, the heat sink 14 may be a heat dissipation metal sheet, a heat dissipation fin or other heat sink structure, and the heat sink 14 is attached to the electrical chip 21 and the plurality of second insulating heat conduction blocks 22 to achieve rapid heat transfer upward.
Referring again to fig. 2, the first insulating and heat-conducting blocks 15 include two elongated insulating and heat-conducting blocks disposed on two opposite sides of the optical chips 16 to reinforce the strength of the optical chip layer 11. Similarly, the second insulating and heat conducting block 15 has two elongated insulating and heat conducting blocks disposed on two opposite sides of the plurality of electrical chips 21.
Referring next to fig. 3, the carrier 10 is removed to expose the lower surface of the photonic chip layer 11. A second wiring layer 27 is formed on the lower surface of the optical chip layer, and the second wiring layer 27 may include a dielectric layer and a wiring pattern alternately arranged, and the wiring pattern thereof is electrically connected to the optical chip 15.
Then, a corresponding opening 28 is formed in the second wiring layer 27 directly below the plurality of optical chips 15, and an optical waveguide member 29 is embedded in the opening 28, the thickness of the optical waveguide member 29 being larger than that of the second wiring layer 27, so that a part of the optical waveguide member 29 protrudes from the lower surface of the second wiring layer 27. The light guide member 29 may be an optical fiber, an optical coupler, or the like, which is fixedly attached by an adhesive on the side wall of the opening 28.
A plurality of solder balls 30 are formed by ball-bonding on the lower surface of the second wiring layer 10, and the plurality of solder balls 30 are used as lead-out portions of the optoelectronic package. And a plurality of solder balls 30 are wrapped around the light guide assembly 29.
Singulation is performed by cutting along the cutting path C1C2 to obtain a plurality of singulated optoelectronic packages, as shown in fig. 4 and 5. The cut penetrates the first to fourth grooves so that the side surfaces of the optoelectronic package expose the first solder 19 and the second solder 25. The deeper second and fourth grooves 18 and 24 ensure that a sufficient amount of solder is exposed laterally, and that a portion of the solder is saved and the heat transfer efficiency of the insulating and heat-conducting block is ensured.
Referring to fig. 5, a glass substrate 31 is provided, the glass substrate 31 having a chip mounting groove 32 and a wiring structure (not shown) thereon, which is led out through a plurality of first pads 33 and second pads 34. Wherein a plurality of first pads 33 are formed on the bottom of the chip mounting groove 32, and a plurality of second pads 34 are formed on the sidewall of the chip mounting groove 32.
The photoelectric packaging piece is installed in the chip installation groove 32 in an embedded mode, wherein the solder balls 30 are welded on the first bonding pads 33 through a reflow process, and at the moment, the bottom of the light guide assembly 29 is attached to the bottom surface of the chip installation groove 32, so that the heights of the solder balls 30 can be guaranteed, the solder balls 30 are prevented from collapsing, and the solder balls are further attached to the light guide assembly 29. Meanwhile, the side surfaces of the optoelectronic package are attached to the side walls of the chip mounting groove 32, and the side surfaces of the first solder 19 and the second solder 25 are correspondingly faced to the plurality of second pads 34 one by one, as shown in fig. 6.
Specifically, the first solder 19 and the second solder 25 are disposed offset from the corresponding second pads 34, wherein the tips of the first solder 19 and the second solder 25 are higher than the tips of the corresponding second pads 34, so that the first solder 19 and the second solder 25 are electrically connected to the plurality of second pads 34, respectively, by laser ablation through the glass substrate 31, as shown in fig. 7.
Finally, the chip mounting groove 32 is filled with a non-light-transmitting resin material, and the resin material 35 may be doped with a dye or a pigment. The non-light-transmitting resin material 35 can prevent other light from affecting the light guide member 29, and ensure the reliability of light transmission.
Finally, the optoelectronic hybrid package structure shown in fig. 1 is obtained, wherein C1C2 represents a cutting line, thereby realizing the singulation. The expressions "exemplary embodiment," "example," etc., as used herein do not refer to the same embodiment, but are provided to emphasize different particular features. However, the above examples and exemplary embodiments do not preclude their implementation in combination with features of other examples. For example, even in a case where a description of a specific example is not provided in another example, unless otherwise stated or contrary to the description in the other example, the description may be understood as an explanation relating to the other example.
The terminology used in the present invention is for the purpose of illustrating examples only and is not intended to be limiting of the invention. Unless the context clearly dictates otherwise, singular expressions include plural expressions.
While example embodiments have been shown and described, it will be apparent to those skilled in the art that modifications and changes may be made without departing from the scope of the invention as defined by the claims.