CN114464686A - Novel tunneling passivation contact structure battery and preparation method thereof - Google Patents

Novel tunneling passivation contact structure battery and preparation method thereof Download PDF

Info

Publication number
CN114464686A
CN114464686A CN202111622495.8A CN202111622495A CN114464686A CN 114464686 A CN114464686 A CN 114464686A CN 202111622495 A CN202111622495 A CN 202111622495A CN 114464686 A CN114464686 A CN 114464686A
Authority
CN
China
Prior art keywords
layer
silicon substrate
type
poly
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202111622495.8A
Other languages
Chinese (zh)
Other versions
CN114464686B (en
Inventor
吴智涵
王永谦
林纲正
陈刚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang Aiko Solar Energy Technology Co Ltd
Guangdong Aiko Technology Co Ltd
Tianjin Aiko Solar Energy Technology Co Ltd
Zhuhai Fushan Aixu Solar Energy Technology Co Ltd
Original Assignee
Zhejiang Aiko Solar Energy Technology Co Ltd
Guangdong Aiko Technology Co Ltd
Tianjin Aiko Solar Energy Technology Co Ltd
Zhuhai Fushan Aixu Solar Energy Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang Aiko Solar Energy Technology Co Ltd, Guangdong Aiko Technology Co Ltd, Tianjin Aiko Solar Energy Technology Co Ltd, Zhuhai Fushan Aixu Solar Energy Technology Co Ltd filed Critical Zhejiang Aiko Solar Energy Technology Co Ltd
Priority to CN202111622495.8A priority Critical patent/CN114464686B/en
Publication of CN114464686A publication Critical patent/CN114464686A/en
Application granted granted Critical
Publication of CN114464686B publication Critical patent/CN114464686B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02167Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/186Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
    • H01L31/1868Passivation
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The utility model provides a novel tunneling passivation contact structure battery, belongs to solar cell technical field, including n type silicon substrate, the front of n type monocrystalline silicon substrate has set gradually p type emitting electrode, passivation layer and antireflection layer from bottom to top, has set firmly positive electrode on the antireflection layer, and the lower extreme downwardly extending of positive electrode extends to p type emitting electrode, and wherein, the back top-down of n type monocrystalline silicon substrate has set gradually
Figure 97561DEST_PATH_IMAGE002
The layer, the n-poly-si layer, the TCO layer and the back electrode are fixedly arranged on the TCO layer; wherein the antireflection layer is an n-poly-si layer, the thickness of the n-poly-si layer is 20nm-30nm, and compared with the existing topcon battery, the n-poly-si layer can meet the requirement of passivating contact only by 20nm at the minimumTherefore, the preparation cost is reduced, and meanwhile, on the premise of reducing the thickness by the amplitude, the current loss caused by parasitic absorption of the doped polycrystalline silicon layer is greatly reduced, and the conversion efficiency of the battery is further improved; the invention also discloses a preparation method of the silver paste, and the problem of sintering diffusion caused by high-temperature silver paste is solved by introducing a low-temperature silver paste process.

Description

Novel tunneling passivation contact structure battery and preparation method thereof
Technical Field
The invention belongs to the technical field of solar cell processing, and particularly relates to a novel tunneling passivation contact structure cell and a preparation method thereof.
Background
At present, the existing topcon battery usually adopts a polycrystalline silicon doping layer with the thickness of more than 100nm, so that silver paste sintering diffusion of subsequent high-temperature screen printing can be well prevented from entering a tunneling layer and bulk silicon, and unnecessary recombination is brought.
Because doped polysilicon has strong parasitic absorption and overlarge thickness, the process cost is improved, and the performance is greatly lost.
Disclosure of Invention
The invention aims to provide a novel tunneling passivation contact structure battery and a preparation method thereof, so as to solve the problems in the background technology.
In order to achieve the purpose, the invention provides the following technical scheme:
the utility model provides a novel tunneling passivation contact structure battery, includes n type silicon substrate, the front of n type monocrystalline silicon substrate has set gradually p type emitting electrode, passivation layer and antireflection layer from bottom to top, positive electrode has set firmly on the antireflection layer, the lower extreme downwardly extending of positive electrode extremely p type emitting electrode, wherein, the back top-down of n type monocrystalline silicon substrate has set gradually
Figure 502311DEST_PATH_IMAGE002
The multilayer thin film transistor comprises a layer, an n-poly-si layer, a TCO layer and a back electrode fixedly arranged on the TCO layer; wherein the thickness of the n-poly-si layer (7) is 20nm-30 nm.
Preferably, the thickness of the TCO layer is 80-200 nm.
Preferably, the
Figure 219732DEST_PATH_IMAGE002
The thickness of the layer is 0.3-3nm, and the antireflection layer is
Figure 287045DEST_PATH_IMAGE004
A layer of
Figure 711204DEST_PATH_IMAGE004
The thickness of the layer is 80-200 nm.
A method for preparing a novel tunneling passivation contact structure battery as described in any of the above aspects, comprising the steps of:
s1, providing an n-type silicon substrate, and cleaning the n-type silicon substrate for texturing;
s2, performing boron diffusion on the surface of the n-type silicon substrate to prepare a p-type emitter;
s3, carrying out boron cleaning on the back surface of the n-type silicon substrate, and removing the formed borosilicate glass and the boron diffused to the n-type silicon substrate;
s4 preparation
Figure 205770DEST_PATH_IMAGE002
A layer;
s5 at
Figure 410487DEST_PATH_IMAGE002
Preparing an n-poly-si layer on the layer;
s6, etching and cleaning with alkali liquor;
s7, depositing on the p-type emitter to prepare a passivation layer;
s8, preparing an antireflection layer on the passivation layer;
s9, carrying out TCO deposition on the n-poly-si layer to prepare a TCO layer;
and S10, performing laser etching on the front side of the n-type silicon substrate, and then preparing a front side electrode and a back side electrode by adopting a low-temperature silver paste process.
Preferably, the passivation layer is
Figure 340878DEST_PATH_IMAGE006
And depositing.
Preferably, S1 includes: and texturing the n-type silicon substrate to form a pyramid light trapping structure.
Compared with the prior art, the technical scheme has the following effects:
compared with the existing topcon cell, the doped polycrystalline silicon layer (i.e. the n-poly-si layer in the present description) can meet the passivation contact only with a minimum of 20nm, thereby realizing the reduction of the preparation cost, and simultaneously, on the premise of reducing the thickness by such a degree, the current loss caused by parasitic absorption of the doped polycrystalline silicon layer is greatly reduced, and the conversion efficiency of the cell is further improved.
Drawings
Fig. 1 is a schematic view of the overall structure of the present invention.
In the figure: 1-n type single crystal silicon substrate; a 2-p type emitter; 3-a passivation layer; 4-an anti-reflection layer; 5-a front electrode; 6-
Figure 88385DEST_PATH_IMAGE002
A layer; a 7-n-poly-si layer; 8-TCO layer; 9-back electrode.
Detailed Description
The technical solutions in the embodiments of the present invention will be described below in detail and completely with reference to the accompanying drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all embodiments.
Example (b):
as shown in fig. 1, the novel tunneling passivation contact structure battery includes an n-type silicon substrate 1, a p-type emitter 2, a passivation layer 3 and an anti-reflection layer 4 are sequentially disposed on a front surface of the n-type silicon substrate 1 from bottom to top, in this embodiment, the passivation layer 3 is a passivation layer
Figure 222695DEST_PATH_IMAGE006
And depositing, wherein a front electrode 5 is fixedly arranged on the anti-reflection layer 4, the lower end of the front electrode 5 extends downwards to the p-type emitter 2, and the back of the n-type monocrystalline silicon substrate 1 is sequentially provided with an n-type monocrystalline silicon substrate from top to bottom
Figure 649128DEST_PATH_IMAGE002
The multilayer structure comprises a layer 6, an n-poly-si layer 7, a TCO layer 8 and a back electrode 9 fixedly arranged on the TCO layer 8; wherein the antireflection layer 4 is
Figure 323823DEST_PATH_IMAGE004
A layer, the n-poly-si layer having a thickness of 20nm to 30 nm; compared with the existing topcon cell, the doped polycrystalline silicon layer (i.e. the n-poly-si layer) can meet passivation contact only by 20nm at the minimum, so that the preparation cost is reduced, and meanwhile, on the premise of reducing the thickness by the amplitude, the current loss caused by parasitic absorption of the doped polycrystalline silicon layer is greatly reduced, and the conversion efficiency of the cell is further improved.
In this embodiment, the TCO layer 8 has a thickness of 20nm to 30 nm.
In the present embodiment, the
Figure 581629DEST_PATH_IMAGE002
The thickness of the layer 6 is 0.3-3nm and the thickness of the n-poly-si layer 7 is 15-300 nm.
A method for preparing a novel tunneling passivation contact structure battery as described in any of the above aspects, comprising the steps of: s1, providing an n-type silicon substrate 1, and cleaning the n-type silicon substrate 1 for texturing; texturing the n-type silicon substrate 1 to form a pyramid light trapping structure; s2, performing boron diffusion on the surface of the n-type silicon substrate 1 to prepare a p-type emitter 2; s3, carrying out boron cleaning on the back surface of the n-type silicon substrate 1, and removing formed borosilicate glass and boron diffused to the n-type silicon substrate 1; specifically, the diffused n-type silicon substrate 1 is subjected to single-side cleaning (rinsing in water) by using a first mixed solution in a volume ratio of 1:1:7Washing), and then soaking the diffused n-type silicon substrate 1 in a second mixed solution with the volume ratio of 1:11 to achieve the effect of forming a polished surface on the back surface of the diffused n-type silicon substrate 1, wherein the first mixed solution comprises the components of
Figure 510725DEST_PATH_IMAGE008
The components of the second mixed solution are
Figure 362138DEST_PATH_IMAGE010
An alkali solution of (4); s4 preparation
Figure 309365DEST_PATH_IMAGE002
Layer
6, in this example, is prepared on the back side of the n-type silicon substrate 1 by thermal oxygen reaction promotion in an LPCVD apparatus
Figure 421678DEST_PATH_IMAGE002
Layer
6, it is worth mentioning that in the preparation process, the equipment needs to be adjusted, i.e. the reaction temperature is adjusted to 550-
Figure 366631DEST_PATH_IMAGE002
The thickness of the layer 6 is 1nm-3nm, the uniformity of the tunneling oxide layer prepared by the device is high, and the photoelectric conversion efficiency of the prepared tunneling oxidation passivation contact battery is higher; s5 at
Figure 767657DEST_PATH_IMAGE002
Preparing an n-poly-si layer 7 on the layer 6; specifically, firstly, a reaction temperature is adjusted to 500-650 ℃ by adopting LPCVD equipment, silane is introduced for deposition, so that intrinsic poly-si is formed, and then phosphorus diffusion and annealing treatment are carried out on the intrinsic poly-si, so that the n-poly-si layer 7 is formed;
s6, alkaline liquor etching and cleaning: in the preparation process of S5, intrinsic poly-si is plated around the p-type emitter 2 and covers and wraps the p-type emitter 2, meanwhile, a layer of phosphorus-silicon film is formed on the surface of the n-poly-si layer 7 on the back surface due to phosphorus diffusion, in the embodiment, a first mixed solution with the volume ratio of 1:1:7 is adopted to clean the silicon wafer after S5, so that the p-type emitter 2 is exposed, and meanwhile, the borosilicate film on the n-poly-si layer 7 on the back surface is removed; s7, carrying out deposition treatment on the p-type emitter 2 to prepare a passivation layer 3; s8, preparing an anti-reflective layer 4 on the passivation layer 3; s9, carrying out TCO deposition on the n-poly-si layer 7 to prepare a TCO layer 8; and S10, performing laser etching on the front surface of the n-type silicon substrate 1, and preparing the front electrode 5 and the back electrode 9 by adopting a low-temperature silver paste process.
The method is adopted for preparation, and the problem of sintering diffusion caused by high-temperature silver paste is avoided by introducing a low-temperature silver paste process.
In the description of the present invention, it is to be understood that the terms "center", "lateral", "upper", "lower", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like, indicate orientations and positional relationships based on those shown in the drawings, and are used merely for convenience in describing the present invention and for simplicity in description, and do not indicate or imply that the referenced devices or elements must have a particular orientation, be constructed in a particular orientation, and be operated, and thus, are not to be construed as limiting the present invention. Furthermore, the terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present invention, "a plurality" means two or more unless otherwise specified. Furthermore, the term "comprises" and any variations thereof is intended to cover non-exclusive inclusions.
The present invention has been described in terms of embodiments, and several variations and modifications can be made to the device without departing from the principles of the present invention. It should be noted that all the technical solutions obtained by means of equivalent substitution or equivalent transformation, etc., fall within the protection scope of the present invention.

Claims (6)

1. A novel battery with a tunneling passivation contact structure is provided,comprises an n-type silicon substrate (1), and is characterized in that: the front of n type monocrystalline silicon base (1) has set gradually p type emitting electrode (2), passivation layer (3) and has subtract reflection stratum (4) from bottom to top, positive electrode (5) have set firmly on subtracting reflection stratum (4), the lower extreme downwardly extending of positive electrode (5) to p type emitting electrode (2), wherein, the back top-down of n type monocrystalline silicon base (1) has set gradually
Figure 450322DEST_PATH_IMAGE002
The multilayer thin film transistor comprises a layer (6), an n-poly-si layer (7), a TCO layer (8) and a back electrode (9) fixedly arranged on the TCO layer (8); wherein the thickness of the n-poly-si layer (7) is 20nm-30 nm.
2. The novel tunneling passivation contact structure cell as claimed in claim 1, wherein: the thickness of the TCO layer (8) is 80nm-200 nm.
3. A novel tunneling passivation contact structure cell according to claim 1 or 2, characterized by: the above-mentioned
Figure 558087DEST_PATH_IMAGE002
The thickness of the layer (6) is 0.3-3nm, and the antireflection layer (4) is
Figure 1838DEST_PATH_IMAGE004
A layer of
Figure 887230DEST_PATH_IMAGE004
The thickness of the layer is 80nm-200 nm.
4. A method of making a novel tunnel passivated contact structure cell according to claims 1-3, characterized by: the method comprises the following steps: s1, providing an n-type silicon substrate (1), and cleaning and texturing the n-type silicon substrate (1); s2, performing boron diffusion on the surface of the n-type silicon substrate (1) to prepare a p-type emitter (2); s3 for n typeCarrying out boron cleaning on the back surface of the silicon substrate (1), and removing formed borosilicate glass and boron diffused to the n-type silicon substrate (1); s4 preparation
Figure 707418DEST_PATH_IMAGE002
A layer (6); s5 at
Figure 794323DEST_PATH_IMAGE002
Preparing an n-poly-si layer (7) on the layer (6); s6, etching and cleaning with alkali liquor; s7, carrying out deposition treatment on the p-type emitter (2) to prepare a passivation layer (3); s8, preparing an antireflection layer (4) on the passivation layer (3); s9, carrying out TCO deposition on the n-poly-si layer (7) to prepare a TCO layer (8); and S10, performing laser etching on the front surface of the n-type silicon substrate (1), and preparing a front electrode (5) and a back electrode (9) by adopting a low-temperature silver paste process.
5. The method of claim 4, wherein: the passivation layer (3) adopts
Figure 408975DEST_PATH_IMAGE006
And depositing.
6. The method of claim 4, wherein: s1 includes: and texturing the n-type silicon substrate (1) to form a pyramid light trapping structure.
CN202111622495.8A 2021-12-28 2021-12-28 Novel tunneling passivation contact structure battery and preparation method thereof Active CN114464686B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111622495.8A CN114464686B (en) 2021-12-28 2021-12-28 Novel tunneling passivation contact structure battery and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111622495.8A CN114464686B (en) 2021-12-28 2021-12-28 Novel tunneling passivation contact structure battery and preparation method thereof

Publications (2)

Publication Number Publication Date
CN114464686A true CN114464686A (en) 2022-05-10
CN114464686B CN114464686B (en) 2024-05-10

Family

ID=81406766

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111622495.8A Active CN114464686B (en) 2021-12-28 2021-12-28 Novel tunneling passivation contact structure battery and preparation method thereof

Country Status (1)

Country Link
CN (1) CN114464686B (en)

Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010119512A1 (en) * 2009-04-14 2010-10-21 三菱電機株式会社 Photovoltaic device and method for manufacturing the same
JP2011222630A (en) * 2010-04-06 2011-11-04 Mitsubishi Electric Corp Manufacturing method for photovoltaic device
KR20130119569A (en) * 2012-04-24 2013-11-01 에스티엑스 솔라주식회사 Method for menufacture the bifacial solar cell
JP2014154619A (en) * 2013-02-06 2014-08-25 Sharp Corp Method for manufacturing photoelectric conversion element
JP2014220346A (en) * 2013-05-07 2014-11-20 株式会社村田製作所 Solar cell and method of manufacturing the same
EP2922101A1 (en) * 2014-03-19 2015-09-23 Institut für Solarenergieforschung GmbH Conductive polymer/Si interfaces at the backside of solar cells
US9293611B1 (en) * 2014-09-24 2016-03-22 Huey-Liang Hwang Solar cell structure and method for fabricating the same
JP2016146471A (en) * 2015-01-29 2016-08-12 三菱電機株式会社 Method of manufacturing solar battery
US20190131472A1 (en) * 2017-10-27 2019-05-02 Industrial Technology Research Institute Solar cell
CN109980022A (en) * 2019-04-24 2019-07-05 通威太阳能(成都)有限公司 A kind of p-type tunneling oxide passivation contact solar cell and preparation method thereof
CN110034193A (en) * 2019-04-04 2019-07-19 国家电投集团西安太阳能电力有限公司 A kind of how thin grid IBC battery of Topcon passivating structure and preparation method thereof
CN110061083A (en) * 2019-02-19 2019-07-26 东方日升(常州)新能源有限公司 A kind of full-frontal passivation contacts the preparation method of efficient p-type crystal silicon solar battery
CN110233180A (en) * 2019-06-02 2019-09-13 苏州腾晖光伏技术有限公司 The preparation method of p-type back side tunnel oxide passivation contact solar cell
CN209561421U (en) * 2019-04-24 2019-10-29 通威太阳能(成都)有限公司 A kind of p-type tunneling oxide passivation contact solar cell
CN110459638A (en) * 2019-06-05 2019-11-15 国家电投集团西安太阳能电力有限公司 A kind of IBC battery and preparation method thereof of Topcon passivation
WO2020220394A1 (en) * 2019-04-29 2020-11-05 南通天盛新能源股份有限公司 Double-sided power generation solar cell and fabricating method therefor
CN112186049A (en) * 2020-10-28 2021-01-05 天合光能股份有限公司 PERC solar cell with passivated and contacted front grid lines and preparation method thereof
WO2021068644A1 (en) * 2019-10-12 2021-04-15 通威太阳能(成都)有限公司 Efficient back passivation crystalline silicon solar cell and manufacturing method therefor
WO2021093387A1 (en) * 2019-11-14 2021-05-20 通威太阳能(成都)有限公司 P-type bifacial solar cell with partial rear surface field passivation and preparation method therefor
CN112909127A (en) * 2021-02-04 2021-06-04 浙江爱旭太阳能科技有限公司 Preparation method of P-type single crystal passivation contact IBC solar cell
JP6916972B1 (en) * 2021-02-23 2021-08-11 ジョジアン ジンコ ソーラー カンパニー リミテッド Solar cells and their manufacturing methods, solar cell modules

Patent Citations (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010119512A1 (en) * 2009-04-14 2010-10-21 三菱電機株式会社 Photovoltaic device and method for manufacturing the same
JP2011222630A (en) * 2010-04-06 2011-11-04 Mitsubishi Electric Corp Manufacturing method for photovoltaic device
KR20130119569A (en) * 2012-04-24 2013-11-01 에스티엑스 솔라주식회사 Method for menufacture the bifacial solar cell
JP2014154619A (en) * 2013-02-06 2014-08-25 Sharp Corp Method for manufacturing photoelectric conversion element
JP2014220346A (en) * 2013-05-07 2014-11-20 株式会社村田製作所 Solar cell and method of manufacturing the same
EP2922101A1 (en) * 2014-03-19 2015-09-23 Institut für Solarenergieforschung GmbH Conductive polymer/Si interfaces at the backside of solar cells
US9293611B1 (en) * 2014-09-24 2016-03-22 Huey-Liang Hwang Solar cell structure and method for fabricating the same
JP2016146471A (en) * 2015-01-29 2016-08-12 三菱電機株式会社 Method of manufacturing solar battery
US20190131472A1 (en) * 2017-10-27 2019-05-02 Industrial Technology Research Institute Solar cell
CN110061083A (en) * 2019-02-19 2019-07-26 东方日升(常州)新能源有限公司 A kind of full-frontal passivation contacts the preparation method of efficient p-type crystal silicon solar battery
CN110034193A (en) * 2019-04-04 2019-07-19 国家电投集团西安太阳能电力有限公司 A kind of how thin grid IBC battery of Topcon passivating structure and preparation method thereof
CN109980022A (en) * 2019-04-24 2019-07-05 通威太阳能(成都)有限公司 A kind of p-type tunneling oxide passivation contact solar cell and preparation method thereof
CN209561421U (en) * 2019-04-24 2019-10-29 通威太阳能(成都)有限公司 A kind of p-type tunneling oxide passivation contact solar cell
WO2020220394A1 (en) * 2019-04-29 2020-11-05 南通天盛新能源股份有限公司 Double-sided power generation solar cell and fabricating method therefor
CN110233180A (en) * 2019-06-02 2019-09-13 苏州腾晖光伏技术有限公司 The preparation method of p-type back side tunnel oxide passivation contact solar cell
CN110459638A (en) * 2019-06-05 2019-11-15 国家电投集团西安太阳能电力有限公司 A kind of IBC battery and preparation method thereof of Topcon passivation
WO2021068644A1 (en) * 2019-10-12 2021-04-15 通威太阳能(成都)有限公司 Efficient back passivation crystalline silicon solar cell and manufacturing method therefor
WO2021093387A1 (en) * 2019-11-14 2021-05-20 通威太阳能(成都)有限公司 P-type bifacial solar cell with partial rear surface field passivation and preparation method therefor
CN112186049A (en) * 2020-10-28 2021-01-05 天合光能股份有限公司 PERC solar cell with passivated and contacted front grid lines and preparation method thereof
CN112909127A (en) * 2021-02-04 2021-06-04 浙江爱旭太阳能科技有限公司 Preparation method of P-type single crystal passivation contact IBC solar cell
JP6916972B1 (en) * 2021-02-23 2021-08-11 ジョジアン ジンコ ソーラー カンパニー リミテッド Solar cells and their manufacturing methods, solar cell modules

Also Published As

Publication number Publication date
CN114464686B (en) 2024-05-10

Similar Documents

Publication Publication Date Title
CN107195699B (en) Passivated contact solar cell and preparation method
CN110265497B (en) N-type crystalline silicon solar cell with selective emitter and preparation method thereof
CN115312633B (en) Mask-layer-free combined passivation back contact battery and preparation method thereof
US20240170590A1 (en) Double-sided tunneling silicon-oxide passivated back-contact solar cell and preparation method thereof
CN109494261A (en) Silica-based solar cell and preparation method, photovoltaic module
CN111146311B (en) Boron diffusion method and N-type solar cell preparation method
US20120222731A1 (en) Heterojunction Solar Cell Having Amorphous Silicon Layer
CN116525708B (en) Front-side wide band gap doped combined passivation back contact solar cell and preparation method thereof
CN209183556U (en) Silica-based solar cell and photovoltaic module
CN112599636B (en) Preparation method of crystalline silicon solar cell and crystalline silicon solar cell
WO2024066207A1 (en) New solar cell and fabrication method therefor
CN113471305A (en) Selective passivation contact structure battery and preparation method thereof
CN111477720A (en) Passivated contact N-type back junction solar cell and preparation method thereof
CN210778636U (en) Back contact solar cell with multiple tunnel junction structures
CN114464687B (en) Local double-sided tunneling passivation contact structure battery and preparation method thereof
CN110767772A (en) Preparation method of local contact passivation solar cell
CN117153948A (en) Passivation contact solar cell preparation method
CN112349802A (en) Manufacturing method of ingot casting single crystal or polycrystalline amorphous silicon heterojunction solar cell
CN112466960A (en) Solar cell structure and preparation method thereof
CN116314471A (en) Preparation method of rear SE structure
CN116014032A (en) Method for preparing solar cell
CN114464686A (en) Novel tunneling passivation contact structure battery and preparation method thereof
CN115036398A (en) Preparation method of P-type silicon solar cell
CN115440839A (en) Solar cell and preparation method thereof
CN113380922A (en) Preparation method and selective emitter solar cell

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant