CN1126331A - 精定时恢复电路 - Google Patents

精定时恢复电路 Download PDF

Info

Publication number
CN1126331A
CN1126331A CN95117369A CN95117369A CN1126331A CN 1126331 A CN1126331 A CN 1126331A CN 95117369 A CN95117369 A CN 95117369A CN 95117369 A CN95117369 A CN 95117369A CN 1126331 A CN1126331 A CN 1126331A
Authority
CN
China
Prior art keywords
data pulse
edge
signal
pulse
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN95117369A
Other languages
English (en)
Chinese (zh)
Inventor
格里高里·托马斯·布劳恩
拉马苏布拉马尼亚姆·拉马昌德兰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
AT&T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Corp filed Critical AT&T Corp
Publication of CN1126331A publication Critical patent/CN1126331A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0278—Band edge detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
    • H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0054—Detection of the synchronisation error by features other than the received signal transition
    • H04L7/007—Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0079—Receiver details
    • H04L7/0087—Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Dc Digital Transmission (AREA)
CN95117369A 1994-09-30 1995-09-29 精定时恢复电路 Pending CN1126331A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US315783 1981-10-28
US08/315,783 US5539784A (en) 1994-09-30 1994-09-30 Refined timing recovery circuit

Publications (1)

Publication Number Publication Date
CN1126331A true CN1126331A (zh) 1996-07-10

Family

ID=23226037

Family Applications (1)

Application Number Title Priority Date Filing Date
CN95117369A Pending CN1126331A (zh) 1994-09-30 1995-09-29 精定时恢复电路

Country Status (6)

Country Link
US (2) US5539784A (enExample)
EP (1) EP0705003A3 (enExample)
JP (1) JPH08125647A (enExample)
KR (1) KR960012814A (enExample)
CN (1) CN1126331A (enExample)
TW (1) TW298693B (enExample)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100338903C (zh) * 2002-02-21 2007-09-19 因芬尼昂技术股份公司 从已接收的数据信号中恢复数据的装置
CN100352194C (zh) * 2003-04-23 2007-11-28 华为技术有限公司 调节采样时钟保障同步数据可靠接收的方法及其装置
CN100481236C (zh) * 2005-01-26 2009-04-22 宏阳科技股份有限公司 全数字式频率/相位恢复电路
CN101636991A (zh) * 2007-02-27 2010-01-27 佳能株式会社 数据通信设备、数据通信系统和数据通信方法
CN1842070B (zh) * 2005-03-28 2010-04-14 富士通微电子株式会社 具有多级的定时恢复电路
CN102347813A (zh) * 2011-09-26 2012-02-08 华为技术有限公司 一种选取采样时钟信号的方法和设备
CN101610083B (zh) * 2009-06-19 2012-10-10 中兴通讯股份有限公司 一种高速多路时钟数据恢复电路

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3347848B2 (ja) * 1993-11-08 2002-11-20 株式会社ゼネラル リサーチ オブ エレクトロニックス 多値信号復号回路
US5692166A (en) * 1996-04-19 1997-11-25 Motorola, Inc. Method and system for resynchronizing a phase-shifted received data stream with a master clock
JP3729366B2 (ja) * 1996-11-29 2005-12-21 株式会社ゼネラル リサーチ オブ エレクトロニックス パケットｆｓｋ受信機用クロック再生回路
US6044122A (en) * 1997-01-23 2000-03-28 Ericsson, Inc. Digital phase acquisition with delay locked loop
US6148038A (en) * 1997-03-31 2000-11-14 Sun Microsystems, Inc. Circuit for detecting and decoding phase encoded digital serial data
US6249555B1 (en) 1997-07-14 2001-06-19 Grass Valley (Us) Inc. Low jitter digital extraction of data from serial bitstreams
EP0983659B1 (en) * 1998-02-26 2011-10-05 ST-Ericsson SA Clock recovery circuit and a receiver having a clock recovery circuit
US6377575B1 (en) 1998-08-05 2002-04-23 Vitesse Semiconductor Corporation High speed cross point switch routing circuit with word-synchronous serial back plane
US6198700B1 (en) * 1999-06-04 2001-03-06 Level One Communications, Inc. Method and apparatus for retiming test signals
US6292554B1 (en) * 1999-10-07 2001-09-18 Simplified Telesys System and method for communicating with and controlling disparate telecommunications devices in a telecommunications network
US6775345B1 (en) 1999-12-30 2004-08-10 Intel Corporation Delay locked loop based data recovery circuit for data communication
US6639956B1 (en) * 1999-12-31 2003-10-28 Intel Corporation Data resynchronization circuit
US6946948B2 (en) * 2000-06-06 2005-09-20 Vitesse Semiconductor Corporation Crosspoint switch with switch matrix module
US8155256B2 (en) * 2000-10-23 2012-04-10 Texas Instruments Incorporated Method and apparatus for asynchronous clock retiming
GB2397734B (en) * 2000-12-06 2004-09-29 Fujitsu Ltd Data recovery circuitry
US6768385B2 (en) * 2001-05-11 2004-07-27 Mstar Semiconductor, Inc. Intelligent phase lock loop
US7103125B1 (en) * 2001-05-16 2006-09-05 Lexmark International, Inc. Method and apparatus for effecting synchronous pulse generation for use in serial communications
US7139344B2 (en) * 2001-05-16 2006-11-21 Lexmark International, Inc. Method and apparatus for effecting synchronous pulse generation for use in variable speed serial communications
DE60125360D1 (de) * 2001-09-18 2007-02-01 Sgs Thomson Microelectronics Abfrageprüfgerät, das Überabtastung zur Synchronisierung verwendet
US6888905B1 (en) * 2001-12-20 2005-05-03 Microtune (San Diego), Inc. Low deviation index demodulation scheme
US7349498B2 (en) * 2002-10-07 2008-03-25 International Business Machines Corporation Method and system for data and edge detection with correlation tables
EP1992955B1 (en) * 2003-12-17 2012-07-25 STMicroelectronics (Research & Development) Limited TAP multiplexer
DE102005006172A1 (de) * 2005-02-10 2006-08-24 Siemens Ag Schaltungsanordnung und Verfahren zur Datenübertragung
KR100819097B1 (ko) * 2006-12-05 2008-04-02 삼성전자주식회사 랜덤 에지 샘플링을 이용한 클럭 및 데이터 복원회로 및그 복원방법
US9520989B2 (en) * 2014-07-28 2016-12-13 Texas Instruments Incorporated Phase detector and retimer for clock and data recovery circuits

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2536610A1 (fr) * 1982-11-23 1984-05-25 Cit Alcatel Equipement de transmission synchrone de donnees
US4663769A (en) * 1985-10-02 1987-05-05 Motorola, Inc. Clock acquisition indicator circuit for NRZ data
US4821297A (en) * 1987-11-19 1989-04-11 American Telephone And Telegraph Company, At&T Bell Laboratories Digital phase locked loop clock recovery scheme
US4972443A (en) * 1987-11-24 1990-11-20 Siemens Aktiengesellschaft Method and arrangement for generating a correction signal for a digital clock recovery means
US4847870A (en) * 1987-11-25 1989-07-11 Siemens Transmission Systems, Inc. High resolution digital phase-lock loop circuit
US4821295A (en) * 1987-11-30 1989-04-11 Tandem Computers Incorporated Two-stage synchronizer
US4862482A (en) * 1988-06-16 1989-08-29 National Semiconductor Corporation Receiver for Manchester encoded data
US4912730A (en) * 1988-10-03 1990-03-27 Harris Corporation High speed reception of encoded data utilizing dual phase resynchronizing clock recovery
US5164966A (en) * 1991-03-07 1992-11-17 The Grass Valley Group, Inc. Nrz clock and data recovery system employing phase lock loop
US5491713A (en) * 1993-04-28 1996-02-13 Hughes Aircraft Company Minimized oversampling Manchester decoder

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100338903C (zh) * 2002-02-21 2007-09-19 因芬尼昂技术股份公司 从已接收的数据信号中恢复数据的装置
CN100352194C (zh) * 2003-04-23 2007-11-28 华为技术有限公司 调节采样时钟保障同步数据可靠接收的方法及其装置
CN100481236C (zh) * 2005-01-26 2009-04-22 宏阳科技股份有限公司 全数字式频率/相位恢复电路
CN1842070B (zh) * 2005-03-28 2010-04-14 富士通微电子株式会社 具有多级的定时恢复电路
CN101636991A (zh) * 2007-02-27 2010-01-27 佳能株式会社 数据通信设备、数据通信系统和数据通信方法
CN101610083B (zh) * 2009-06-19 2012-10-10 中兴通讯股份有限公司 一种高速多路时钟数据恢复电路
CN102347813A (zh) * 2011-09-26 2012-02-08 华为技术有限公司 一种选取采样时钟信号的方法和设备
US9026832B2 (en) 2011-09-26 2015-05-05 Huawei Technologies Co., Ltd. Method, system and device for removing media access control addresses
CN102347813B (zh) * 2011-09-26 2015-11-25 华为技术有限公司 一种选取采样时钟信号的方法和设备

Also Published As

Publication number Publication date
EP0705003A2 (en) 1996-04-03
US5539784A (en) 1996-07-23
KR960012814A (ko) 1996-04-20
JPH08125647A (ja) 1996-05-17
TW298693B (enExample) 1997-02-21
US5689533A (en) 1997-11-18
EP0705003A3 (en) 1997-07-23

Similar Documents

Publication Publication Date Title
CN1126331A (zh) 精定时恢复电路
EP1112648B1 (en) A system and method for sending and receiving data signals over a clock signal line
US7215207B2 (en) Phase and frequency detection circuits for data communication systems
US7486746B2 (en) Clock and data recovery with extended integration cycles
KR100913400B1 (ko) 직렬 송수신 장치 및 그 통신 방법
US7864911B2 (en) System and method for implementing a phase detector to support a data transmission procedure
JP4064630B2 (ja) スキューの影響を受けない低電圧差動受信器
CN101267204B (zh) 用于可编程逻辑器件中高速串行接口的与协议无关的自动速率协商
US6236697B1 (en) Clock recovery for multiple frequency input data
US5579352A (en) Simplified window de-skewing in a serial data receiver
JP3946050B2 (ja) データ・クロック・リカバリ回路
TW200952342A (en) System and method for implementing a digital phase-locked loop
US5726650A (en) Adaptive manchester decoding with adjustable delay and power saving mode
CN1905435A (zh) 用于时钟同步的方法和装置
US6314151B1 (en) Phase comparator operable at half frequency of input signal
US7054374B1 (en) Differential simultaneous bi-directional receiver
CN1155156C (zh) 时钟提取电路
CN1129231C (zh) 降低功率消耗的过采样型时钟恢复电路和调节其中的时钟信号的相位的方法
TWI279114B (en) A system and method for generating de-serializing timing signals
US5463655A (en) Single-ended pulse gating circuit
US20030021368A1 (en) Method and apparatus for recovering a clock signal from an asynchronous data signal
EP1334594A2 (en) Apparatus and method for sending and receiving data signals over a clock signal line by pulse width modulation
KR100398326B1 (ko) 엔알젯 형태의 데이터를 복원하기 위한 클럭/데이터 복원회로
US5148450A (en) Digital phase-locked loop
US6181757B1 (en) Retiming method and means

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C01 Deemed withdrawal of patent application (patent law 1993)