CN112289763A - 一种功率半导体模块 - Google Patents

一种功率半导体模块 Download PDF

Info

Publication number
CN112289763A
CN112289763A CN202010535948.2A CN202010535948A CN112289763A CN 112289763 A CN112289763 A CN 112289763A CN 202010535948 A CN202010535948 A CN 202010535948A CN 112289763 A CN112289763 A CN 112289763A
Authority
CN
China
Prior art keywords
copper
chip
plate
copper strip
material layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010535948.2A
Other languages
English (en)
Inventor
梁小广
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuxi Lipus Semiconductor Co ltd
Original Assignee
Wuxi Lipus Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuxi Lipus Semiconductor Co ltd filed Critical Wuxi Lipus Semiconductor Co ltd
Priority to CN202010535948.2A priority Critical patent/CN112289763A/zh
Publication of CN112289763A publication Critical patent/CN112289763A/zh
Priority to EP21822052.3A priority patent/EP4148778A4/en
Priority to US17/926,623 priority patent/US20230187404A1/en
Priority to PCT/CN2021/080899 priority patent/WO2021248954A1/zh
Priority to JP2022572635A priority patent/JP7482259B2/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291Oxides or nitrides or carbides, e.g. ceramics, glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • H01L23/4922Bases or plates or solder therefor having a heterogeneous or anisotropic structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37025Plural core members
    • H01L2224/37028Side-to-side arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37025Plural core members
    • H01L2224/3703Stacked arrangements
    • H01L2224/37032Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73263Layer and strap connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/492Bases or plates or solder therefor
    • H01L23/4924Bases or plates or solder therefor characterised by the materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Materials Engineering (AREA)
  • Dispersion Chemistry (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本发明提供一种功率半导体模块,包括金属底板、绝缘散热材料层、芯片、绑定板、硅胶、外壳,所述绑定板包括铜板、铜带,所述铜板通过焊接与铜带连接,所述绑定板用于各部件的电路连接,所述金属底板通过焊锡与绝缘散热材料层连接,所述芯片通过焊锡与绝缘散热材料层连接,所述芯片与铜带连接,所述铜带与绝缘散热材料层连接。通过本发明,以解决现有技术存在的较厚的铜框架应用在功率半导体模块封装中冷热变化时给芯片带来的机械应力的问题。

Description

一种功率半导体模块
技术领域
本发明涉及功率半导体模块封装技术领域,具体地说涉及一种功率半导体模块。
背景技术
在电源、电力电子变换器应用中,功率半导体(IGBT,MOSFET,SiC,GaN等)器件因为被广泛采用,在功率较大的场合下一般使用模块的封装形式。功率模块主要由金属底板、焊接层、DBC(双面覆铜陶瓷基板)、AMB(箔钎焊的覆铜陶瓷基板)、绝缘散热树脂薄膜或者其他绝缘散热材料、铜框架、外壳以及硅胶等组成,如图2、图3。铜的导电能力强可以减小导通电阻和寄生电感,同时铜框架和芯片的接触面积大,并且热膨胀系数为16.9x10-6/K,远低于铝(热膨胀系数为23x10-6/K),更加接近芯片(热膨胀系数为2x10-6/K到4x10-6/K),这样可以增强功率循环寿命。铜框架结合的方式也有一系列的缺点,第一,铜框架一般为使用专用模具,冲压制造,成本较高。第二,为了减小导通电阻,必须使用比较厚的铜框架,但是比较厚的铜框架可能与芯片的接触面在冷热变化时给芯片带来比较大的机械应力,严重时引起芯片破裂损坏。第三,多个芯片在连接到DBC或者其他绝缘散热材料的时候,各个芯片所在位置可能产生偏差,而铜框架一经加工就无法调整各个接触面的位置,可能在加工时产生位置偏移,带来不良品,为了减小不良需要精确的芯片和框架的定位工艺。
发明内容
本发明提供一种功率半导体模块,以解决现有技术存在的较厚的铜框架应用在功率半导体模块封装中冷热变化时给芯片带来的机械应力的问题。
为解决上述技术问题,本发明提供一种功率半导体模块,包括金属底板、绝缘散热材料层、芯片、绑定板、硅胶、外壳,所述绑定板包括铜板、铜带,所述铜板通过焊接与铜带连接,所述绑定板用于各部件的电路连接,所述金属底板通过焊锡与绝缘散热材料层连接,所述芯片通过焊锡与绝缘散热材料层连接,所述芯片与铜带连接,所述铜带与绝缘散热材料层连接。
所述外壳与金属底板通过点胶工艺连接。
所述硅胶填充于外壳内,防腐防潮,保护内部电路,对内部各部件进行高压隔离。
所述铜板通过激光焊接、超音波焊接与铜带连接。
所述芯片通过焊接或者烧结与铜带连接,所述铜带通过焊接或者烧结与绝缘散热材料层连接。
本发明带来的有益效果:一、与现有技术相比,本发明的功率半导体模块里,与芯片接触的铜带在冷热变化时,给芯片带来的机械应力小,不会引起芯片破裂损坏,电路的大部分电流通过较厚的铜板,大大减少导通电阻,也降低了寄生电感;二、可以根据芯片的偏差位置,可以通过调节铜带的位置来补偿芯片的位置偏差,减低了对定位工艺的要求,意味着简化加工工艺,同时提高了产品生产的良率。
附图说明
图1是根据本发明实施例的功率半导体模块的整体结构示意图
图2是使用铜框架的功率半导体模块的整体结构示意图
图3是使用铜框架的功率半导体模块的示意图
图4是根据本发明实施例的功率半导体模块的部分结构示意图一
图5是根据本发明实施例的绑定板的结构示意图一
图6是根据本发明实施例的绑定板的结构示意图二
图7是根据本发明实施例的功率半导体模块的部分结构示意图二
图8是根据本发明实施例四的功率半导体模块的结构示意图
其中,1-金属底板,2-绝缘散热材料层,3-芯片,4-绑定板,5-硅胶,6-外壳,7-铜板,8-铜带。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚,以下结合附图及具体实施例,对本发明作进一步地详细说明。
实施例一
如图1、图4、图5所示,本发明提供一种功率半导体模块,包括金属底板1、绝缘散热材料层2、芯片3、绑定板4、硅胶5、外壳6,所述绑定板4包括铜板7、铜带8,所述铜板7通过焊接与铜带8连接,所述绑定板4用于各部件的电路连接,所述金属底板1通过焊锡与绝缘散热材料层2连接,所述芯片3通过焊锡与绝缘散热材料层2连接,所述芯片3与铜带8连接,所述铜带8与绝缘散热材料层2连接。
进一步来说,所述外壳6与金属底板1通过点胶工艺连接。
进一步来说,所述硅胶5填充于外壳6内,防腐防潮,保护内部电路,对内部各部件进行高压隔离。
进一步来说,所述铜板7通过激光焊接、超音波焊接与铜带8连接。
进一步来说,所述芯片3通过焊接或者烧结与铜带8连接,所述铜带8通过焊接或者烧结与绝缘散热材料层2连接。
所述铜板7的厚度为1mm-2mm,所述铜带8的厚度为0.3mm-0.8mm。
实施例二
如图1、图6所示,本发明提供一种功率半导体模块,包括金属底板1、绝缘散热材料层2、芯片3、绑定板4、硅胶5、外壳6,所述绑定板4包括铜板7、铜带8,所述铜板7通过焊接与铜带8连接,所述绑定板4用于各部件的电路连接,所述金属底板1通过焊锡与绝缘散热材料层2连接,所述芯片3通过焊锡与绝缘散热材料层2连接,所述芯片3与铜带8连接,所述铜带8与绝缘散热材料层2连接。
进一步来说,所述外壳6与金属底板1通过点胶工艺连接。
进一步来说,所述硅胶5填充于外壳6内,防腐防潮,保护内部电路,对内部各部件进行高压隔离。
进一步来说,所述铜板7通过激光焊接、超音波焊接与铜带8连接。
进一步来说,所述芯片3通过焊接或者烧结与铜带8连接,所述铜带8通过焊接或者烧结与绝缘散热材料层2连接。
所述铜板7的厚度为1mm-2mm,所述铜带8的厚度为0.5mm-1mm。
将所述铜带8与芯片3接触的面研磨,消除偏差,加大了铜带8与芯片3接触的面积。同时通过进一步减薄与芯片3接触面的铜带8的厚度,减缓铜带8与芯片3结合时的机械应力,进一步提高可靠性。
实施例三
如图1、图7所示,本发明提供一种功率半导体模块,包括金属底板1、绝缘散热材料层2、芯片3、绑定板4、硅胶5、外壳6,所述绑定板4包括铜板7、铜带8,所述铜板7通过焊接与铜带8连接,所述绑定板4用于各部件的电路连接,所述金属底板1通过焊锡与绝缘散热材料层2连接,所述芯片3通过焊锡与绝缘散热材料层2连接,所述芯片3与铜带8连接,所述铜带8与绝缘散热材料层2连接。
进一步来说,所述外壳6与金属底板1通过点胶工艺连接。
进一步来说,所述硅胶5填充于外壳6内,防腐防潮,保护内部电路,对内部各部件进行高压隔离。
进一步来说,所述铜板7通过激光焊接、超音波焊接与铜带8连接。
进一步来说,所述芯片3通过焊接或者烧结与铜带8连接,所述铜带8通过焊接或者烧结与绝缘散热材料层2连接。
所述铜板7的厚度为1mm-2mm,所述铜带8的厚度为0.3mm-0.8mm。
将所述铜板7与主电极端子形成一体结构。
图4中,铜板7与用于连接外部电路的电极端子是分开的结构,这样的结构带来了额外的电阻和寄生电感。本实施例中,通过将铜板7与主电极端子形成一体结构,进一步减小电阻和寄生电感。
实施例四
如图8所示,本发明提供一种功率半导体模块,包括金属底板1、绝缘散热材料层2、芯片3、绑定板4,所述绑定板4包括铜板7、铜带8,所述铜板7通过焊接与铜带8连接,所述绑定板4用于各部件的电路连接,所述金属底板1通过焊锡与绝缘散热材料层2连接,所述芯片3通过焊锡与绝缘散热材料层2连接,所述芯片3与铜带8连接,所述铜带8与绝缘散热材料层2连接。
进一步来说,所述铜板7通过激光焊接、超音波焊接与铜带8连接。
进一步来说,所述芯片3通过焊接或者烧结与铜带8连接,所述铜带8通过焊接或者烧结与绝缘散热材料层2连接。
所述铜板7的厚度为1mm-2mm,所述铜带8的厚度为0.3mm-0.8mm。
半导体模块的封装形式采用树脂材料的塑封方式,根据外形及参数设计需要,使用专用的模具,将树脂灌入其中,将半导体模块的芯片3、绝缘散热材料层2、绑定板4封装固定,即图一中的5和6,使用一体化的树脂材料代替,此一体化塑封方法可以省去硅胶和壳体,简化了生产工序,生产效率更高,产品可靠性更好。
综上所述,一、本发明的功率半导体模块里,与芯片接触的铜带在冷热变化时,给芯片带来的机械应力小,不会引起芯片破裂损坏,电路的大部分电流通过较厚的铜板,大大减少导通电阻,也降低了寄生电感;二、可以根据芯片的偏差位置,可以通过调节铜带的位置来补偿芯片的位置偏差,减低了对定位工艺的要求,意味着简化加工工艺,同时提高了产品生产的良率。
以上所述仅为本发明的实施例而已,并不用于限制本发明,对于本领域的技术人员来说,本发明可以有各种更改和变化。凡在本发明的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本发明的权利要求范围之内。

Claims (5)

1.一种功率半导体模块,包括金属底板(1)、绝缘散热材料层(2)、芯片(3)、绑定板(4)、硅胶(5)、外壳(6),其特征在于:所述绑定板(4)包括铜板(7)、铜带(8),所述铜板(7)通过焊接与铜带(8)连接,所述绑定板(4)用于各部件的电路连接,所述金属底板(1)通过焊锡与绝缘散热材料层(2)连接,所述芯片(3)通过焊锡与绝缘散热材料层(2)连接,所述芯片(3)与铜带(8)连接,所述铜带(8)与绝缘散热材料层(2)连接。
2.如权利要求1所述的功率半导体模块,其特征在于,所述外壳(6)与金属底板(1)通过点胶工艺连接。
3.如权利要求1所述的功率半导体模块,其特征在于,所述硅胶(5)填充于外壳(6)内,防腐防潮,保护内部电路,对内部各部件进行高压隔离。
4.如权利要求1所述的功率半导体模块,其特征在于,所述铜板(7)通过激光焊接、超音波焊接与铜带(8)连接。
5.如权利要求4所述的功率半导体模块,其特征在于,所述芯片(3)通过焊接或者烧结与铜带(8)连接,所述铜带(8)通过焊接或者烧结与绝缘散热材料层(2)连接。
CN202010535948.2A 2020-06-12 2020-06-12 一种功率半导体模块 Pending CN112289763A (zh)

Priority Applications (5)

Application Number Priority Date Filing Date Title
CN202010535948.2A CN112289763A (zh) 2020-06-12 2020-06-12 一种功率半导体模块
EP21822052.3A EP4148778A4 (en) 2020-06-12 2021-03-16 POWER SEMICONDUCTOR MODULE
US17/926,623 US20230187404A1 (en) 2020-06-12 2021-03-16 Power semiconductor module
PCT/CN2021/080899 WO2021248954A1 (zh) 2020-06-12 2021-03-16 一种功率半导体模块
JP2022572635A JP7482259B2 (ja) 2020-06-12 2021-03-16 パワー半導体モジュール

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010535948.2A CN112289763A (zh) 2020-06-12 2020-06-12 一种功率半导体模块

Publications (1)

Publication Number Publication Date
CN112289763A true CN112289763A (zh) 2021-01-29

Family

ID=74421087

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010535948.2A Pending CN112289763A (zh) 2020-06-12 2020-06-12 一种功率半导体模块

Country Status (5)

Country Link
US (1) US20230187404A1 (zh)
EP (1) EP4148778A4 (zh)
JP (1) JP7482259B2 (zh)
CN (1) CN112289763A (zh)
WO (1) WO2021248954A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021248954A1 (zh) * 2020-06-12 2021-12-16 无锡利普思半导体有限公司 一种功率半导体模块
WO2023024450A1 (zh) * 2021-08-23 2023-03-02 无锡利普思半导体有限公司 功率模块内部连接铜片及其制备方法、功率半导体模块

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114724960B (zh) * 2022-04-08 2023-03-24 淄博美林电子有限公司 基于复合铜基板结构功率模块的封装工艺及其复合铜基板结构
DE102022205701A1 (de) 2022-06-03 2023-12-14 Zf Friedrichshafen Ag Leistungselementintegrationsmodul

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006294882A (ja) * 2005-04-12 2006-10-26 Fuji Electric Holdings Co Ltd 半導体装置
CN101165884A (zh) * 2006-10-20 2008-04-23 英飞凌科技股份公司 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法
US20110241198A1 (en) * 2010-04-02 2011-10-06 Hitachi, Ltd. Power Semiconductor Module
CN105765715A (zh) * 2013-11-26 2016-07-13 三菱电机株式会社 功率模块以及功率模块的制造方法
CN212907719U (zh) * 2020-06-12 2021-04-06 无锡利普思半导体有限公司 一种功率半导体模块

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2712618B2 (ja) * 1989-09-08 1998-02-16 三菱電機株式会社 樹脂封止型半導体装置
JP3346979B2 (ja) * 1996-04-23 2002-11-18 住友ベークライト株式会社 電子部品封止用樹脂組成物
JP4710194B2 (ja) * 2001-08-03 2011-06-29 富士電機システムズ株式会社 半導体装置のパッケージ
JP2004172489A (ja) * 2002-11-21 2004-06-17 Nec Semiconductors Kyushu Ltd 半導体装置およびその製造方法
JP5090063B2 (ja) * 2007-05-28 2012-12-05 日本インター株式会社 パワー半導体モジュール
JP2010050395A (ja) * 2008-08-25 2010-03-04 Mitsubishi Electric Corp 半導体装置およびその製造方法
CN105706236B (zh) * 2014-01-27 2019-03-01 三菱电机株式会社 电极端子、电力用半导体装置以及电力用半导体装置的制造方法
JP6256309B2 (ja) * 2014-11-11 2018-01-10 三菱電機株式会社 電力用半導体装置
JP7027751B2 (ja) * 2017-09-15 2022-03-02 富士電機株式会社 半導体モジュール
JP7091878B2 (ja) * 2018-06-22 2022-06-28 三菱電機株式会社 パワーモジュール、電力変換装置、及びパワーモジュールの製造方法
CN112289763A (zh) * 2020-06-12 2021-01-29 无锡利普思半导体有限公司 一种功率半导体模块

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006294882A (ja) * 2005-04-12 2006-10-26 Fuji Electric Holdings Co Ltd 半導体装置
CN101165884A (zh) * 2006-10-20 2008-04-23 英飞凌科技股份公司 半导体装置和模块以及连接半导体芯片到陶瓷基板的方法
US20110241198A1 (en) * 2010-04-02 2011-10-06 Hitachi, Ltd. Power Semiconductor Module
CN105765715A (zh) * 2013-11-26 2016-07-13 三菱电机株式会社 功率模块以及功率模块的制造方法
CN212907719U (zh) * 2020-06-12 2021-04-06 无锡利普思半导体有限公司 一种功率半导体模块

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2021248954A1 (zh) * 2020-06-12 2021-12-16 无锡利普思半导体有限公司 一种功率半导体模块
WO2023024450A1 (zh) * 2021-08-23 2023-03-02 无锡利普思半导体有限公司 功率模块内部连接铜片及其制备方法、功率半导体模块
EP4227989A4 (en) * 2021-08-23 2024-08-07 Wuxi Leapers Semiconductor Co Ltd INTERNAL CONNECTION COPPER FOIL OF A POWER MODULE AND MANUFACTURING METHOD THEREFOR, AND POWER SEMICONDUCTOR MODULE

Also Published As

Publication number Publication date
US20230187404A1 (en) 2023-06-15
JP2023527378A (ja) 2023-06-28
WO2021248954A1 (zh) 2021-12-16
EP4148778A4 (en) 2023-11-08
JP7482259B2 (ja) 2024-05-13
EP4148778A1 (en) 2023-03-15

Similar Documents

Publication Publication Date Title
CN112289763A (zh) 一种功率半导体模块
US11139278B2 (en) Low parasitic inductance power module and double-faced heat-dissipation low parasitic inductance power module
US6611056B2 (en) Composite material, and manufacturing method and uses of same
US7701054B2 (en) Power semiconductor module and method for its manufacture
CN107305875B (zh) 双向半导体封装件
US20120235293A1 (en) Semiconductor device including a base plate
EP1739740A2 (en) Power semiconductor
US20230215788A1 (en) Power module and manufacturing method thereof, converter, and electronic device
CN111696936A (zh) 一种集成散热器的功率模块及其制作方法
CN105051898B (zh) 半导体装置
US20230187311A1 (en) Semiconductor device and manufacturing method thereof
CN212907719U (zh) 一种功率半导体模块
JP2001196495A (ja) 樹脂モールド用回路基板と電子パッケージ
KR101994727B1 (ko) 전력 모듈 패키지 및 그 제조방법
CN112530915B (zh) 半导体装置
CN112864140A (zh) 一种新型耐高温SiC MOSFET半桥多层封装结构
US5736786A (en) Power module with silicon dice oriented for improved reliability
CN114709178A (zh) 功率模块及其内部定位方法
CN212342599U (zh) 功率模块塑封结构
CN114709185A (zh) 功率模块及其内部电气连接方法
US20240038618A1 (en) Semiconductor module comprising at least one semiconductor element
EP4123699A1 (en) A semiconductor device and a method of manufacturing of a semiconductor device
CN216719947U (zh) 一种固定活动端子的半导体功率模块
US20230027138A1 (en) Power module
CN115579346B (zh) 功率模块的连接结构、封装结构以及制作工艺

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination