CN111787710A - Preparation method of ceramic circuit board - Google Patents

Preparation method of ceramic circuit board Download PDF

Info

Publication number
CN111787710A
CN111787710A CN202010699709.0A CN202010699709A CN111787710A CN 111787710 A CN111787710 A CN 111787710A CN 202010699709 A CN202010699709 A CN 202010699709A CN 111787710 A CN111787710 A CN 111787710A
Authority
CN
China
Prior art keywords
conductive pattern
ceramic substrate
metal foil
thickness
active solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010699709.0A
Other languages
Chinese (zh)
Inventor
高卫东
周晓斌
黄广新
张立辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rayben Technologies HK Ltd
Original Assignee
Rayben Technologies HK Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rayben Technologies HK Ltd filed Critical Rayben Technologies HK Ltd
Priority to CN202010699709.0A priority Critical patent/CN111787710A/en
Publication of CN111787710A publication Critical patent/CN111787710A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/0405Solder foil, tape or wire

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)

Abstract

The invention provides a preparation method of a ceramic circuit board, wherein the ceramic circuit board comprises a ceramic substrate and a conductive pattern welded on the ceramic substrate through active solder; the preparation method comprises the following steps: s1, providing a metal foil for forming a conductive pattern, and performing thickness reduction treatment on the non-conductive pattern area from the first main surface of the metal foil; s2, arranging an active solder on the ceramic substrate; wherein the active solder is only arranged in the area for connecting the conductive pattern on the ceramic substrate; s3, placing the conductive pattern onto the active filler metal with the ceramic substrate facing the first major surface of the metal foil, and soldering the conductive pattern onto the ceramic substrate through the active filler metal; s4, removing the reduced thickness non-conductive pattern area of step S1 from the second main surface of the metal foil. The invention is beneficial to achieving smaller pattern circuit spacing, does not need etching of active solder, avoids the damage of the active solder etching to the conductive pattern, and improves the pattern precision.

Description

陶瓷电路板的制备方法Preparation method of ceramic circuit board

技术领域technical field

本发明涉及一种陶瓷电路板的制备方法;更具体地,是涉及一种AMB陶瓷电路板的制备方法。The invention relates to a preparation method of a ceramic circuit board; more particularly, to a preparation method of an AMB ceramic circuit board.

背景技术Background technique

陶瓷电路板具有高导热、低膨胀的优点,近年来在新能源汽车、动力机车、航空航天等领域得到越来越广泛的应用。活性金属钎焊(Active Mteal Bonding,AMB)连接技术,依靠活性钎料来实现陶瓷基板与金属导电线路的冶金结合,具有结合强度高、冷热循环可靠性好等优点。Ceramic circuit boards have the advantages of high thermal conductivity and low expansion. In recent years, they have been more and more widely used in new energy vehicles, power locomotives, aerospace and other fields. Active metal brazing (AMB) connection technology relies on active solder to achieve metallurgical bonding of ceramic substrates and metal conductive lines, and has the advantages of high bonding strength and good reliability of cold and heat cycles.

AMB陶瓷电路板一般具有较厚的导电图形,图形厚度可达0.2毫米甚至1毫米以上。现有AMB陶瓷电路板的制备方法,通常是先利用AMB连接技术将整块金属箔焊接到陶瓷基板上,然后对金属箔进行化学蚀刻而得到导电图形,最后再利用不同于金属箔蚀刻的蚀刻工艺去除导电线路之间的活性钎料,而活性钎料的蚀刻工艺往往需要较长的蚀刻时间,成本高且极易对导电线路造成损伤。AMB ceramic circuit boards generally have thicker conductive patterns, and the pattern thickness can reach 0.2 mm or even more than 1 mm. The preparation method of the existing AMB ceramic circuit board is usually to first use the AMB connection technology to weld a whole piece of metal foil to the ceramic substrate, then chemically etch the metal foil to obtain a conductive pattern, and finally use an etching method different from the metal foil etching. The process removes the active solder between the conductive lines, and the etching process of the active solder often requires a long etching time, is costly, and easily damages the conductive lines.

发明内容SUMMARY OF THE INVENTION

针对现有技术的不足,本发明提供了一种陶瓷电路板的制备方法,该陶瓷电路板包括陶瓷基板和通过活性钎料焊接在陶瓷基板上的导电图形;所述制备方法包括以下步骤:In view of the deficiencies of the prior art, the present invention provides a preparation method of a ceramic circuit board, the ceramic circuit board comprises a ceramic substrate and a conductive pattern welded on the ceramic substrate by an active solder; the preparation method comprises the following steps:

S1,提供用于形成所述导电图形的金属箔,并从所述金属箔的第一主表面对非导电图形区域进行厚度减薄处理;S1, providing a metal foil for forming the conductive pattern, and performing a thickness reduction process on the non-conductive pattern area from the first main surface of the metal foil;

S2,在所述陶瓷基板上设置活性钎料;其中,所述活性钎料仅设置在所述陶瓷基板上用于连接所述导电图形的区域;S2, disposing active solder on the ceramic substrate; wherein, the active solder is only arranged on the ceramic substrate in the area for connecting the conductive patterns;

S3,以所述陶瓷基板面对所述金属箔的第一主表面,将所述导电图形放置到所述活性钎料上,并使所述导电图形通过所述活性钎料焊接到所述陶瓷基板上;S3, with the ceramic substrate facing the first main surface of the metal foil, placing the conductive pattern on the active solder, and soldering the conductive pattern to the ceramic through the active solder on the substrate;

S4,从所述金属箔的第二主表面去除步骤S1中厚度减薄后的所述非导电图形区域。S4, removing the non-conductive pattern region whose thickness is reduced in step S1 from the second main surface of the metal foil.

其中,对步骤S1和S2的顺序不作限制。The sequence of steps S1 and S2 is not limited.

优选的,所述金属箔为铜箔;所述金属箔的厚度大于等于0.1毫米小于等于2毫米。Preferably, the metal foil is copper foil; the thickness of the metal foil is greater than or equal to 0.1 mm and less than or equal to 2 mm.

优选的,所述陶瓷基板为氮化铝或者氮化硅陶瓷基板。Preferably, the ceramic substrate is an aluminum nitride or silicon nitride ceramic substrate.

优选的,所述陶瓷基板的双面均设置有导电图形。Preferably, conductive patterns are provided on both sides of the ceramic substrate.

本发明中,步骤S1可以通过机械铣切、化学蚀刻或激光烧蚀等方法对金属箔的非导电图形区域进行厚度减薄处理,步骤S4可以通过机械铣切、化学蚀刻或激光烧蚀等方法去除经步骤S1厚度减薄后的非导电图形区域。根据本发明的一种具体实施方式,步骤S1中通过第一蚀刻工艺对所述非导电图形区域进行厚度减薄处理,步骤S4中通过第二蚀刻工艺去除步骤S1中厚度减薄后的所述非导电图形区域。In the present invention, in step S1, a method such as mechanical milling, chemical etching or laser ablation can be used to reduce the thickness of the non-conductive pattern area of the metal foil, and in step S4, a method such as mechanical milling, chemical etching or laser ablation can be used. The non-conductive pattern area after the thickness reduction in step S1 is removed. According to a specific embodiment of the present invention, in step S1, a first etching process is used to perform a thickness reduction process on the non-conductive pattern region, and in step S4, a second etching process is used to remove the thickness-reduced part of the non-conductive pattern region in step S1. Non-conductive pattern area.

优选的,步骤S4中通过喷淋蚀刻工艺去除步骤S1中厚度减薄后的所述非导电图形区域。Preferably, in step S4, the non-conductive pattern region whose thickness is reduced in step S1 is removed by a spray etching process.

更优选的,步骤S4中,在蚀穿所述金属箔之后,继续对所述导电图形的侧壁进行蚀刻,以削减所述侧壁的凸出残铜。More preferably, in step S4, after the metal foil is etched through, the sidewall of the conductive pattern is continuously etched, so as to reduce the protruding copper residue on the sidewall.

根据本发明的一种具体实施方式,步骤S1中将所述非导电图形的厚度减薄30-80%。According to a specific embodiment of the present invention, in step S1, the thickness of the non-conductive pattern is reduced by 30-80%.

优选的,步骤S1中将所述非导电图形的厚度减薄40-70%。Preferably, in step S1, the thickness of the non-conductive pattern is reduced by 40-70%.

根据本发明的一种具体实施方式,步骤S2中以丝网印刷工艺在所述陶瓷基板上设置活性钎料。According to a specific embodiment of the present invention, in step S2, active solder is provided on the ceramic substrate by a screen printing process.

本发明的陶瓷电路板制备方法,通过对金属箔进行两步加工制作导电图形,且该两步加工分别在活性钎料焊接前后从金属箔的两个表面进行,使得活性钎料可仅设置在陶瓷基板上用于连接所述导电图形的区域,减少了活性钎料的使用量;无需活性钎料的化学蚀刻步骤,缩短加工时间,减少化学污染,避免了化学蚀刻活性钎料时对导电图形的损伤,提高图形精度。In the method for preparing a ceramic circuit board of the present invention, the conductive pattern is produced by performing two-step processing on the metal foil, and the two-step processing is carried out respectively from both surfaces of the metal foil before and after the active solder is welded, so that the active solder can only be arranged on the surface of the metal foil. The area used to connect the conductive patterns on the ceramic substrate reduces the amount of active solder used; the chemical etching step of active solder is not required, the processing time is shortened, chemical pollution is reduced, and the conductive pattern is avoided during chemical etching of active solder. damage and improve graphics accuracy.

为了更清楚地说明本发明的目的、技术方案和优点,下面结合附图和具体实施方式对本发明作进一步的详细说明。In order to illustrate the objectives, technical solutions and advantages of the present invention more clearly, the present invention will be further described in detail below with reference to the accompanying drawings and specific embodiments.

附图说明Description of drawings

图1是本发明陶瓷电路板实施例1的结构示意图;1 is a schematic structural diagram of Embodiment 1 of a ceramic circuit board of the present invention;

图2是本发明陶瓷电路板实施例2的结构示意图;2 is a schematic structural diagram of Embodiment 2 of the ceramic circuit board of the present invention;

图3是本发明陶瓷电路板制备方法实施例的流程图;3 is a flow chart of an embodiment of a method for preparing a ceramic circuit board of the present invention;

图4是在金属箔的第一表面贴附抗蚀膜的结构示意图;4 is a schematic structural diagram of attaching a resist film to the first surface of the metal foil;

图5是金属箔第一表面蚀刻后的结构示意图;5 is a schematic structural diagram of the first surface of the metal foil after etching;

图6是在陶瓷基板的第一表面设置活性钎料的结构示意图;6 is a schematic structural diagram of disposing active solder on the first surface of the ceramic substrate;

图7是第一次蚀刻后的金属箔焊接到陶瓷基板第一表面的结构示意图;7 is a schematic structural diagram of the metal foil after the first etching being welded to the first surface of the ceramic substrate;

图8在金属箔的第二表面贴附抗蚀膜的结构示意图;8 is a schematic structural diagram of attaching a resist film to the second surface of the metal foil;

图9是将金属箔从其第二表面蚀穿时的结构示意图;FIG. 9 is a schematic view of the structure when the metal foil is etched through the second surface thereof;

图10是导电图形侧壁的凸出残铜被削减后的结构示意图。FIG. 10 is a schematic view of the structure of the sidewall of the conductive pattern after the protruding copper residues are cut.

具体实施方式Detailed ways

图1是本发明陶瓷电路板实施例1的结构示意图。如图1所示,该陶瓷电路板为单面线路的陶瓷电路板,包括陶瓷基板20和导电图形10,陶瓷基板20具有第一表面21,导电图形10通过活性钎料30与陶瓷基板20的第一表面21焊接连接。导电图形10包括相互之间具有间隙的一组导电线路11,例如导电线路111和导电线路112之间的间隙12。FIG. 1 is a schematic structural diagram of Embodiment 1 of the ceramic circuit board of the present invention. As shown in FIG. 1 , the ceramic circuit board is a single-sided circuit ceramic circuit board, including a ceramic substrate 20 and a conductive pattern 10 . The ceramic substrate 20 has a first surface 21 , and the conductive pattern 10 is connected to the ceramic substrate 20 through the active solder 30 . The first surface 21 is connected by welding. The conductive pattern 10 includes a set of conductive traces 11 with gaps therebetween, such as the gap 12 between the conductive traces 111 and the conductive traces 112 .

图2是本发明陶瓷电路板实施例2的结构示意图。如图2所示,实施例2的陶瓷电路板为双面线路的陶瓷电路板,包括陶瓷基板20、导电图形10和导电图形40;其中,导电图形10通过活性钎料30焊接在陶瓷基板20的第一表面21;导电图形40通过活性钎料30焊接在陶瓷基板20的第二表面22。导电图形10包括相互之间具有间隙的一组导电线路11,导电图形40包括相互之间具有间隙的一组导电线路41。FIG. 2 is a schematic structural diagram of Embodiment 2 of the ceramic circuit board of the present invention. As shown in FIG. 2 , the ceramic circuit board of Embodiment 2 is a double-sided circuit ceramic circuit board, including a ceramic substrate 20 , a conductive pattern 10 and a conductive pattern 40 ; wherein, the conductive pattern 10 is welded to the ceramic substrate 20 by an active solder 30 . The first surface 21 of the conductive pattern 40 is welded on the second surface 22 of the ceramic substrate 20 through the active solder 30 . The conductive pattern 10 includes a group of conductive lines 11 with a gap therebetween, and the conductive pattern 40 includes a group of conductive lines 41 with a gap therebetween.

本发明的实施例中,导电图形的材质可以为铝、铜或者其合金等金属导电材料,优选为铜(包括纯铜或铜合金)。导电图形的厚度优选为0.1毫米至2毫米,更优选为0.2毫米至1.5毫米,但本发明并不以此为限。导电图形10和导电图形40可以具有相同或不同的图形设计、材质及厚度,通常情况下二者的图形设计是不同的,而材质及图形厚度则是相同的。In the embodiment of the present invention, the material of the conductive pattern may be a metal conductive material such as aluminum, copper or its alloy, preferably copper (including pure copper or copper alloy). The thickness of the conductive pattern is preferably 0.1 mm to 2 mm, more preferably 0.2 mm to 1.5 mm, but the present invention is not limited thereto. The conductive pattern 10 and the conductive pattern 40 may have the same or different graphic designs, materials and thicknesses. Usually, the graphic designs of the two are different, but the materials and graphic thicknesses are the same.

本发明的实施例中,陶瓷基板20优选为氮化铝或氮化硅陶瓷基板,其厚度可以根据实际需要选择,优选为0.2毫米至2毫米,例如0.25毫米、0.635毫米、1毫米或1.5毫米,但本发明并不以此为限。In the embodiment of the present invention, the ceramic substrate 20 is preferably an aluminum nitride or silicon nitride ceramic substrate, and its thickness can be selected according to actual needs, preferably 0.2 mm to 2 mm, such as 0.25 mm, 0.635 mm, 1 mm or 1.5 mm , but the present invention is not limited to this.

本发明的实施例中,活性钎料30可采用例如银铜钛活性钎料,但本发明并不以此为限,只要该活性钎料能够实现导电图形和陶瓷基板20之间的可靠连接即可。In the embodiment of the present invention, the active solder 30 can be, for example, silver-copper-titanium active solder, but the present invention is not limited to this, as long as the active solder can realize a reliable connection between the conductive pattern and the ceramic substrate 20, that is, Can.

以下,结合附图3-10对本发明陶瓷电路板的制备方法实施例进行说明。Hereinafter, embodiments of the preparation method of the ceramic circuit board of the present invention will be described with reference to the accompanying drawings 3-10.

如图3所示,本发明陶瓷电路板的制备方法实施例包括从金属箔的第一表面将非导电图形区域减薄至预定厚度的步骤S1。步骤S1中,提供用于形成导电图形的金属箔,并从金属箔的第一主表面对非导电图形区域进行厚度减薄处理。As shown in FIG. 3 , an embodiment of the method for preparing a ceramic circuit board of the present invention includes the step S1 of thinning the non-conductive pattern area from the first surface of the metal foil to a predetermined thickness. In step S1, a metal foil for forming a conductive pattern is provided, and a thickness reduction process is performed on the non-conductive pattern area from the first main surface of the metal foil.

优选地,步骤S1采用化学蚀刻方法对非导电图形区域进行厚度减薄处理,在此以对用于形成导电图形10的铜箔进行蚀刻减薄为例说明。首先,如图4所示,提供用于形成导电图形10的铜箔10’,在铜箔10’的第一表面101上对应于导电图形10的区域覆盖第一抗蚀膜RF1,即第一表面101露出于抗蚀膜RF1的区域为铜箔10’的非导电图形区域。Preferably, the chemical etching method is used to reduce the thickness of the non-conductive pattern region in step S1 , and the copper foil used for forming the conductive pattern 10 is etched and thinned as an example to illustrate. First, as shown in FIG. 4, a copper foil 10' for forming a conductive pattern 10 is provided, and a first resist film RF1 is covered on the first surface 101 of the copper foil 10' corresponding to the area of the conductive pattern 10, that is, a first resist film RF1. The area where the surface 101 is exposed to the resist film RF1 is the non-conductive pattern area of the copper foil 10'.

然后,如图5所示,通过第一蚀刻工艺(例如喷淋蚀刻工艺)对非导电图形区域进行厚度减薄处理,将非导电图形区域的厚度减薄30-80%,优选为40-70%,例如图5所示将非导电图形区域的厚度减薄大约50%,厚度减薄后在铜箔10’的第一表面101形成间隙槽121。Then, as shown in FIG. 5, the thickness of the non-conductive pattern area is reduced by a first etching process (such as a spray etching process), and the thickness of the non-conductive pattern area is reduced by 30-80%, preferably 40-70% %, for example, as shown in FIG. 5, the thickness of the non-conductive pattern area is reduced by about 50%, and after the thickness is reduced, a gap groove 121 is formed on the first surface 101 of the copper foil 10'.

步骤S1的第一蚀刻工艺中,设图形线路的目标间距(例如导电线路111和导电线路112之间的间隙12)为L,抗蚀膜RF1的开窗间距为D1,蚀刻深度为H1,则控制L=D1+H1。In the first etching process of step S1, set the target spacing of the pattern lines (for example, the gap 12 between the conductive lines 111 and the conductive lines 112) as L, the opening spacing of the resist film RF1 as D1, and the etching depth as H1, then Control L=D1+H1.

本发明陶瓷电路板的制备方法实施例还包括在陶瓷基板上对应于导电图形的区域设置活性钎料的步骤S2。其中,可采用丝网印刷工艺在陶瓷基板上设置活性钎料,使得活性钎料仅设置在陶瓷基板上用于连接导电图形的区域。The embodiment of the method for preparing the ceramic circuit board of the present invention further includes the step S2 of disposing active solder on the area of the ceramic substrate corresponding to the conductive pattern. Wherein, the active solder can be arranged on the ceramic substrate by using a screen printing process, so that the active solder is only arranged on the area of the ceramic substrate for connecting the conductive patterns.

制备如图1所示的单面线路陶瓷电路板时,可以如图6所示,在陶瓷基板20的第一表面21上对应于导电图形10的区域丝网印刷活性钎料30。容易理解,在制备例如图2所示的双面线路陶瓷电路板时,还需要在陶瓷基板20的第二表面22上对应于导电图形40的区域丝网印刷活性钎料30;其中,陶瓷基板20两个表面的活性钎料30的丝网印刷是分别进行的。When preparing the single-sided circuit ceramic circuit board shown in FIG. 1 , as shown in FIG. 6 , the active solder 30 can be screen-printed on the first surface 21 of the ceramic substrate 20 corresponding to the area of the conductive pattern 10 . It is easy to understand that when preparing the double-sided circuit ceramic circuit board as shown in FIG. 2 , it is also necessary to screen-print the active solder 30 on the second surface 22 of the ceramic substrate 20 corresponding to the conductive pattern 40 ; wherein, the ceramic substrate The screen printing of the active solder 30 on both surfaces 20 is carried out separately.

本发明陶瓷电路板的制备方法实施例还包括将金属箔第一表面的导电图形区域焊接至陶瓷基板表面的步骤S3。即,步骤S3中以陶瓷基板面对金属箔的第一主表面,将导电图形放置到活性钎料上,并使导电图形通过活性钎料焊接到陶瓷基板上。The embodiment of the method for preparing the ceramic circuit board of the present invention further includes the step S3 of soldering the conductive pattern area on the first surface of the metal foil to the surface of the ceramic substrate. That is, in step S3, with the ceramic substrate facing the first main surface of the metal foil, the conductive pattern is placed on the active solder, and the conductive pattern is welded to the ceramic substrate through the active solder.

以导电图形10和陶瓷基板20的连接为例,如图7所示,以陶瓷基板20面对铜箔10’的第一主表面101(即铜箔10’的第二主表面102相对远离陶瓷基板20),将导电图形10放置到陶瓷基板20第一表面21的活性钎料30上,并使导电图形10通过活性钎料30焊接到陶瓷基板20上。由于导电图形的各个组成部分在步骤S3中以连接在一起的状态焊接到陶瓷基板上,因此导电图形中各个组成部分之间的相对位置可以精准的确定。Taking the connection between the conductive pattern 10 and the ceramic substrate 20 as an example, as shown in FIG. 7 , the ceramic substrate 20 faces the first main surface 101 of the copper foil 10' (that is, the second main surface 102 of the copper foil 10' is relatively far away from the ceramic substrate 20 ), place the conductive pattern 10 on the active solder 30 on the first surface 21 of the ceramic substrate 20 , and make the conductive pattern 10 solder to the ceramic substrate 20 through the active solder 30 . Since the various components of the conductive pattern are welded to the ceramic substrate in a state of being connected together in step S3, the relative positions of the various components in the conductive pattern can be accurately determined.

本发明陶瓷电路板的制备方法实施例还包括步骤S4:从金属箔的第二主表面去除经步骤S1厚度减薄后的非导电图形区域;优选地,步骤S4采用化学蚀刻方法去除步骤S1中厚度减薄后的非导电图形区域。The embodiment of the preparation method of the ceramic circuit board of the present invention further includes step S4: removing the non-conductive pattern area after the thickness reduction in step S1 from the second main surface of the metal foil; Non-conductive pattern area after thickness reduction.

在此,以蚀刻去除铜箔10’中经步骤S1厚度减薄后的非导电图形区域为例说明。首先,如图8所示,在铜箔10’的第二表面102上对应于导电图形10的区域覆盖第二抗蚀膜RF2,即第二表面101露出于抗蚀膜RF2的区域为铜箔10’中经步骤S1减薄后的非导电图形区域。然后,通过第二蚀刻工艺去除铜箔10’中厚度减薄后的非导电图形区域,第二蚀刻工艺同样可以为喷淋蚀刻工艺。Here, the non-conductive pattern area in the copper foil 10' whose thickness is reduced in step S1 is removed by etching as an example for description. First, as shown in FIG. 8, the area corresponding to the conductive pattern 10 on the second surface 102 of the copper foil 10' is covered with the second resist film RF2, that is, the area where the second surface 101 is exposed to the resist film RF2 is the copper foil The non-conductive pattern area thinned in step S1 in 10'. Then, the thinned non-conductive pattern area in the copper foil 10' is removed by a second etching process, which can also be a spray etching process.

优选的,步骤S4中,设图形线路的目标间距为L,抗蚀膜RF2的开窗间距为D2,蚀刻深度为H2,则控制L>D2+H2。相应地,步骤S4的喷淋蚀刻优选控制为包括两个阶段:即蚀穿铜箔10’的第一阶段和对导电图形10的侧壁进行蚀刻的第二阶段。如图9所示,在步骤S4的第一阶段,从铜箔10’的第二主表面102将铜箔10’蚀穿,使得导电图形10的各个组成部分相互分离形成间隙12,由于L>D2+H2,故在第一阶段蚀刻完成时,第二主表面102的图形线路间距小于目标间距L;并且,导电图形10的侧壁存在两次从不同面蚀刻所造成的凸出残铜122,凸出残铜122通常会对陶瓷电路板的电学性能造成不利影响。Preferably, in step S4, set the target spacing of the pattern circuit as L, the opening spacing of the resist film RF2 as D2, and the etching depth as H2, then control L>D2+H2. Correspondingly, the spray etching in step S4 is preferably controlled to include two stages: the first stage of etching through the copper foil 10' and the second stage of etching the sidewall of the conductive pattern 10. As shown in FIG. 9, in the first stage of step S4, the copper foil 10' is etched through the second main surface 102 of the copper foil 10', so that the various components of the conductive pattern 10 are separated from each other to form a gap 12, since L> D2+H2, so when the first-stage etching is completed, the pattern line spacing on the second main surface 102 is smaller than the target spacing L; and the sidewall of the conductive pattern 10 has two protruding copper residues 122 caused by etching from different sides , the protruding copper residue 122 usually adversely affects the electrical properties of the ceramic circuit board.

如图10所示,在步骤S4的第二阶段,即在蚀穿金属箔10’之后,继续对导电图形10的侧壁进行蚀刻,在此过程中,凸出残铜122的蚀刻速率会大于侧壁其他区域的蚀刻速率,经过一定时间的继续蚀刻后,第二主表面102的图形线路间距达到目标间距,同时凸出残铜122被蚀刻掉,使得导电图形10的侧壁近乎于垂直,图形精度更高。As shown in FIG. 10 , in the second stage of step S4 , that is, after etching through the metal foil 10 ′, the sidewall of the conductive pattern 10 is continuously etched. During this process, the etching rate of the protruding copper residue 122 will be greater than The etching rate of other areas of the sidewall, after a certain period of continuous etching, the pattern line spacing of the second main surface 102 reaches the target spacing, and the protruding copper residue 122 is etched away, so that the sidewall of the conductive pattern 10 is almost vertical, Graphics are more precise.

导电图形40的制作步骤可以参见上述导电图形10的制作,不再赘述。For the fabrication steps of the conductive pattern 40, reference may be made to the fabrication of the conductive pattern 10 described above, and details are not repeated here.

上述的陶瓷电路板制备方法实施例中,金属箔分两次蚀刻,单次蚀刻量减少,与现有技术的一次蚀刻相比,菲林补偿可以减少一半,在相同蚀刻能力条件下,残铜宽度减小一半,最小图形间距减小。特别的,金属箔分两次蚀刻,且该两次蚀刻分别在活性钎料焊接前后从金属箔的两个表面进行,使得活性钎料可以仅设置在陶瓷基板上用于连接导电图形的区域,减少了活性钎料的使用量;无需活性钎料的化学蚀刻步骤,缩短加工时间,减少化学污染,避免了化学蚀刻活性钎料时对导电图形的损伤,提高图形精度。In the above-mentioned embodiment of the ceramic circuit board preparation method, the metal foil is etched in two times, and the single etching amount is reduced. Compared with the one-time etching in the prior art, the film compensation can be reduced by half. Reduced by half, the minimum pattern spacing is reduced. In particular, the metal foil is etched in two times, and the two etchings are carried out from both surfaces of the metal foil before and after the active solder is welded, so that the active solder can be arranged only on the area of the ceramic substrate for connecting the conductive patterns, The usage amount of active solder is reduced; the chemical etching step of active solder is not required, processing time is shortened, chemical pollution is reduced, damage to conductive patterns during chemical etching of active solder is avoided, and pattern accuracy is improved.

本发明的其他制备方法实施例中,步骤S1的厚度减薄处理也可采用例如机械铣切或激光烧蚀等方法,将非导电图形区域的厚度减薄30-80%,优选为40-70%;步骤S4也可采用例如机械铣切或激光烧蚀等金属材料去除方法去除步骤S1中厚度减薄后的非导电图形区域。In other preparation method embodiments of the present invention, the thickness reduction treatment in step S1 may also use methods such as mechanical milling or laser ablation to reduce the thickness of the non-conductive pattern area by 30-80%, preferably 40-70% %; Step S4 may also use a metal material removal method such as mechanical milling or laser ablation to remove the non-conductive pattern area after the thickness reduction in step S1.

虽然本发明以具体实施例揭露如上,但这些具体实施例并非用以限定本发明实施的范围。任何本领域的普通技术人员,在不脱离本发明的发明范围内,当可作些许的变化/替换,即凡是依照本发明所做的同等改变,应为本发明的保护范围所涵盖。Although the present invention is disclosed above with specific embodiments, these specific embodiments are not intended to limit the scope of implementation of the present invention. Any person of ordinary skill in the art can make some changes/replacements without departing from the scope of the present invention, that is, any equivalent changes made in accordance with the present invention should be covered by the protection scope of the present invention.

Claims (10)

1. A preparation method of a ceramic circuit board comprises a ceramic substrate and a conductive pattern welded on the ceramic substrate through active solder; the preparation method comprises the following steps:
s1, providing a metal foil for forming the conductive pattern, and performing thickness reduction treatment on a non-conductive pattern area from the first main surface of the metal foil;
s2, arranging an active solder on the ceramic substrate; wherein the active filler metal is provided only on a region of the ceramic substrate for connecting the conductive pattern;
s3, placing the conductive pattern onto the active filler metal with the ceramic substrate facing the first major surface of the metal foil, and soldering the conductive pattern onto the ceramic substrate through the active filler metal;
s4, removing the non-conductive pattern area with the reduced thickness in the step S1 from the second main surface of the metal foil.
2. The production method according to claim 1, wherein the metal foil is a copper foil, and the thickness of the metal foil is 0.1 mm or more and 2 mm or less.
3. The production method according to claim 1, wherein the ceramic substrate is an aluminum nitride or silicon nitride ceramic substrate.
4. The production method according to claim 1, wherein both sides of the ceramic substrate are provided with a conductive pattern.
5. The method of claim 1, wherein: in step S1, the non-conductive pattern region is subjected to a thickness reduction process by a first etching process, and in step S4, the non-conductive pattern region with the reduced thickness in step S1 is removed by a second etching process.
6. The method of claim 5, wherein: in step S4, the non-conductive pattern area with the reduced thickness in step S1 is removed by a spray etching process.
7. The method of claim 6, wherein: in step S4, after etching through the metal foil, the sidewalls of the conductive pattern are continuously etched to reduce the protruding residual copper on the sidewalls.
8. The method of claim 1, wherein: in step S1, the thickness of the non-conductive pattern region is reduced by 30 to 80%.
9. The method of claim 7, wherein: in step S1, the thickness of the non-conductive pattern areas is reduced by 40-70%.
10. The method of claim 1, wherein: in step S2, an active filler metal is provided on the ceramic substrate by a screen printing process.
CN202010699709.0A 2020-07-20 2020-07-20 Preparation method of ceramic circuit board Pending CN111787710A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010699709.0A CN111787710A (en) 2020-07-20 2020-07-20 Preparation method of ceramic circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010699709.0A CN111787710A (en) 2020-07-20 2020-07-20 Preparation method of ceramic circuit board

Publications (1)

Publication Number Publication Date
CN111787710A true CN111787710A (en) 2020-10-16

Family

ID=72763267

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010699709.0A Pending CN111787710A (en) 2020-07-20 2020-07-20 Preparation method of ceramic circuit board

Country Status (1)

Country Link
CN (1) CN111787710A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114364133A (en) * 2022-01-07 2022-04-15 井敏 Metallized ceramic substrate and manufacturing method thereof
CN114361301A (en) * 2022-01-07 2022-04-15 井敏 Method for interconnecting upper and lower conducting layers of ceramic substrate and substrate

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06177507A (en) * 1992-12-10 1994-06-24 Tanaka Kikinzoku Kogyo Kk Circuit board manufacturing method
CN105188269A (en) * 2015-10-28 2015-12-23 广州杰赛科技股份有限公司 Ultra-thick copper circuit board and manufacturing method thereof
CN108040435A (en) * 2017-12-12 2018-05-15 北京科技大学 A kind of aluminum nitride ceramic substrate circuit lithographic method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06177507A (en) * 1992-12-10 1994-06-24 Tanaka Kikinzoku Kogyo Kk Circuit board manufacturing method
CN105188269A (en) * 2015-10-28 2015-12-23 广州杰赛科技股份有限公司 Ultra-thick copper circuit board and manufacturing method thereof
CN108040435A (en) * 2017-12-12 2018-05-15 北京科技大学 A kind of aluminum nitride ceramic substrate circuit lithographic method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114364133A (en) * 2022-01-07 2022-04-15 井敏 Metallized ceramic substrate and manufacturing method thereof
CN114361301A (en) * 2022-01-07 2022-04-15 井敏 Method for interconnecting upper and lower conducting layers of ceramic substrate and substrate
CN114364133B (en) * 2022-01-07 2024-03-22 井敏 Metallized ceramic substrate and manufacturing method thereof

Similar Documents

Publication Publication Date Title
EP1376686B1 (en) Method of plugging through-holes in silicon substrate
CN106328544A (en) Patterning method of nitride ceramic copper-clad plate and nitride ceramic copper-clad plate
JP2008108993A (en) Power module substrate, power module substrate manufacturing method, and power module
JP3648189B2 (en) Metal-ceramic circuit board
CN111787710A (en) Preparation method of ceramic circuit board
CN103747636A (en) Gold-plated circuit-board lead etch-back method
CN116477963A (en) Method for producing ceramic copper-clad substrate with pins by using porous ceramic
US6182358B1 (en) Process for producing a metal-ceramic substrate
JP2009272647A (en) Method for manufacturing of circuit board
JP2008277749A (en) Wiring board and its manufacturing method
CN114380614A (en) High-etching-precision ceramic metal-clad plate, preparation method and chip packaging module
CN114373685A (en) Active metal brazing ceramic substrate and manufacturing method thereof
CN103391686B (en) Wiring board processing method
JP2004307307A (en) Ceramic circuit board and method of manufacturing the same
JPH04343287A (en) Circuit board
JPH03102892A (en) Manufacture of circuit board
JP2013209237A (en) Method for manufacturing metal-ceramic joined substrate
JP5388697B2 (en) Multi-circuit board, circuit board, and module using the same
JPH06177513A (en) Manufacture of circuit substrate
JPH11322455A (en) Ceramic / metal joint and method of manufacturing the same
JP3841715B2 (en) Circuit board manufacturing method
JPH03101153A (en) Manufacture of aluminum nitride substrate containing copper circuit
JPS63196065A (en) Production of heat conductive substrate
JPH06177507A (en) Circuit board manufacturing method
JPH03245593A (en) Manufacture of printed wiring board

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20201016