CN110326093B - 用于半导体封装中改善的分层特性的系统和方法 - Google Patents

用于半导体封装中改善的分层特性的系统和方法 Download PDF

Info

Publication number
CN110326093B
CN110326093B CN201880013717.6A CN201880013717A CN110326093B CN 110326093 B CN110326093 B CN 110326093B CN 201880013717 A CN201880013717 A CN 201880013717A CN 110326093 B CN110326093 B CN 110326093B
Authority
CN
China
Prior art keywords
epoxy
die
heating
integrated circuit
leadframe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201880013717.6A
Other languages
English (en)
Other versions
CN110326093A (zh
Inventor
T·莱沃汉
P·雷耶斯
J·维莱拉特
S·塔奈森
J·菲姆潘
S·春潘甘姆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microchip Technology Inc
Original Assignee
Microchip Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Inc filed Critical Microchip Technology Inc
Publication of CN110326093A publication Critical patent/CN110326093A/zh
Application granted granted Critical
Publication of CN110326093B publication Critical patent/CN110326093B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/4952—Additional leads the additional leads being a bump or a wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/4851—Morphology of the connecting portion, e.g. grain size distribution
    • H01L2224/48511—Heat affected zone [HAZ]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485—Material
    • H01L2224/48505—Material at the bonding interface
    • H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/4889—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75283—Means for applying energy, e.g. heating means by infrared heating, e.g. infrared heating lamp
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/756—Means for supplying the connector to be connected in the bonding apparatus
    • H01L2224/75611—Feeding means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7565—Means for transporting the components to be connected
    • H01L2224/75651—Belt conveyor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009—Pre-treatment of the layer connector or the bonding area
    • H01L2224/83048—Thermal treatments, e.g. annealing, controlled pre-heating or pre-cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053—Bonding environment
    • H01L2224/83095—Temperature settings
    • H01L2224/83096—Transient conditions
    • H01L2224/83097—Heating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83194—Lateral distribution of the layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83909—Post-treatment of the layer connector or bonding area
    • H01L2224/83948—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
    • H01L24/743—Apparatus for manufacturing layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3512—Cracking
    • H01L2924/35121—Peeling or delaminating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/36—Material effects
    • H01L2924/364—Polymers
    • H01L2924/3641—Outgassing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Die Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本发明提供了用于生产集成电路封装(例如，SOIC封装)的系统和方法，该集成电路封装具有降低的或消除的由管芯附接工艺所产生的环氧树脂放气导致的引线分层，其中集成电路管芯通过环氧树脂附接到引线框。可通过例如使用在管芯附接单元处提供的加热装置在管芯附接工艺期间或结合管芯附接工艺通过加热环氧树脂来减少环氧树脂放气。加热环氧树脂可在环氧反应中实现附加交联，这可因此减少来自环氧树脂的放气，这继而可减少或消除随后的引线分层。位于管芯附接部位处或附近的加热装置可用于在管芯附接工艺期间或结合管芯附接工艺将环氧树脂加热至55℃±5℃的温度。

Description

用于半导体封装中改善的分层特性的系统和方法
相关专利申请
本申请要求于2017年4月25日提交的共同拥有的美国临时专利申请号62/489,869的优先权，该申请出于所有目的据此全文以引用方式并入。
技术领域
本公开涉及半导体制造，例如，涉及在半导体封装中提供改善的分层特性的系统和方法(例如，通过在管芯附接工艺中减少环氧树脂放气来提供减少的或消除的引线框引线和/或DAP区域的分层)。
背景技术
许多常规集成电路(“IC”)封装在暴露于某些环境条件一段时间后经受分层。例如，许多IC封装在168小时的持续时间内在85℃&85％湿度的湿度负荷要求之后经历分层，如由JEDEC MSL(“湿度敏感等级”)测试所指定的。如本文所用，“分层”可指引线框的区域(在一些装置中可为镀银的)与相邻的结构或材料(例如，模塑化合物或管芯/IC芯片)之间的分离，其可由例如引线框与相邻结构或材料之间的不良粘合力造成。分层可影响IC封装，从而导致可靠性测试期间的封装和引线键合缺陷，诸如当将应力施加到封装件时，例如由于水分、温度或湿度。分层也可导致产品失磁故障，诸如引线键合断裂或剥离。
因此，需要减少或消除IC封装(例如，SOIC(小外形集成电路)封装)中的引线框分层。仅作为示例，需要在8引线SOIC(SOIC-8)和28引线SOIC(SOIC-28)半导体器件外壳中减少或消除引线框分层，例如内引线分层。JEDEC要求(JEDEC J-STD-020E)要求在MSL 1下使用钯涂覆的铜线在引线键合区域上进行零分层，该等级指示器件不是湿度敏感的。部件必须在允许的一段时间(袋外落地寿命)内安装和回流。减少或消除引线指分层的一种方法是将器件降级至MSL3，该等级限定在将器件装配在PCB上之前暴露于环境条件最多一周。然而，这通常给部件增加大量成本，并且在从防潮袋中取出部件时需要由客户对部件进行特殊处理。
发明内容
例如，许多IC封装诸如SOIC(小外形集成电路)封装在封装资格测试期间遭受引线框分层，例如内部引线分层。本发明人已确定，此类引线分层的一个重要原因是由管芯附接工艺产生的环氧树脂放气，其中环氧树脂沉积在引线框焊盘上，并且IC管芯安装在引线框焊盘的环氧树脂覆盖区域上，从而将管芯固定到引线框。
本发明提供了减少或消除由管芯附接工艺产生的环氧树脂放气引起的引线分层的系统和方法。在一些实施方案中，使用此类系统和/或方法生产的SOIC封装可符合具有零引线分层的CuPdAu线。这可增大成本节约并使用CuPdAu线生产高质量的产品。
在一些实施方案中，通过例如使用在管芯附接单元处提供的加热装置在管芯附接工艺期间或结合管芯附接工艺通过加热环氧树脂来减少环氧树脂放气。加热环氧树脂可在环氧反应中实现附加交联，这可因此减少来自环氧树脂的放气，这继而可减少或消除随后的引线分层。在一些实施方案中，加热装置用于在管芯附接工艺期间或结合管芯附接工艺将环氧树脂加热至55℃±5℃的温度。
一个实施方案提供了用于制造集成电路器件的方法，该集成电路器件包括安装在引线框的管芯支撑区域上的集成电路芯片，其中该方法包括：(a)执行管芯附接工艺以形成集成电路结构，该管芯附接包括将环氧树脂沉积在引线框的管芯支撑区域的至少一部分上，以及将集成电路芯片安装在环氧树脂覆盖的区域上，使得环氧树脂的一部分在集成电路芯片的外周边的外部横向延伸，以及在安装步骤期间使用加热装置施加热量；(b)在管芯附接工艺之后，在集成电路结构上执行管芯附接固化工艺；(c)执行引线键合工艺以将至少一个线键合到集成电路结构；和(d)施加模塑材料以至少部分地包封集成电路结构。
在一个实施方案中，加热步骤包括加热环氧树脂以在环氧反应中实现附加交联，并且与根据类似的生产工艺但在没有管芯附接加热步骤的情况下生产的集成电路器件相比，减少了来自环氧树脂的放气。
在一个实施方案中，加热步骤被构造成与根据类似的生产工艺但在没有管芯附接加热步骤的情况下生产的集成电路器件相比将来自环氧树脂的放气量度降低至少三倍。
在一些实施方案中，加热步骤包括使用加热装置将环氧树脂加热至55℃±15℃的温度。在一些实施方案中，加热步骤包括使用加热装置将环氧树脂加热至55℃±10℃的温度。在一些实施方案中，加热步骤包括使用加热装置将环氧树脂加热至55℃±5℃的温度。在一些实施方案中，加热步骤包括使用加热装置将环氧树脂加热至约55℃的温度。
在一个实施方案中，管芯附接工艺包括：使用进给装置将引线框运送到环氧树脂分配工位；在环氧树脂分配工位处，将环氧树脂沉积在引线框的管芯支撑区域上；使用进给装置将具有沉积环氧树脂的引线框运送到芯片安装工位，该芯片安装工位具有相关加热器；以及在芯片安装工位处：将集成电路芯片安装在环氧树脂覆盖的管芯支撑区域上，并且使用加热器将热量施加到至少环氧树脂以在环氧反应中实现附加交联并减少来自环氧树脂的放气。
另一个实施方案提供了一种用于制造集成电路器件的系统，该系统包括：被构造成将引线框定位在机器进给器上的加载单元，引线框包括管芯支撑区域和多个引线；机器进给器，其被构造成将引线框递送到环氧树脂分配单元和管芯附接单元；其中环氧树脂分配单元被构造成将环氧树脂沉积在引线框的管芯支撑区域的至少一部分上；并且其中管芯附接单元包括安装单元，该安装单元被构造成将集成电路芯片安装在环氧树脂覆盖的管芯支撑区域上，以及管芯附接加热单元，该管芯附接加热单元被构造成将热量施加到至少环氧树脂以在环氧反应中实现附加交联并减少来自环氧树脂的放气。
在一个实施方案中，管芯附接加热单元被构造成与在不结合管芯附接来加热环氧树脂的情况下生产的集成电路器件相比，减少来自环氧树脂的放气。
在一个实施方案中，管芯附接加热单元被构造成与在不结合管芯附接来加热环氧树脂的情况下生产的集成电路器件相比将来自环氧树脂的放气量度降低至少三倍。
在一个实施方案中，管芯附接加热单元被构造成将环氧树脂加热至约55℃的温度。
在一个实施方案中，管芯附接加热单元被构造成将环氧树脂加热至55℃±10℃的温度。
在一个实施方案中，管芯附接加热单元被构造成将环氧树脂加热至55℃±5℃的温度。
附图说明
下文结合附图描述了本公开的示例性方面，其中：
图1示出了根据一个示例性实施方案的用于生产具有改善的引线分层特性(例如，减少的或消除的引线分层)的集成电路(IC)器件/封装的示例性组装工艺。
图2示出了根据一个实施方案的用于促进加热管芯附接工艺的示例性系统，例如使用图1所示的示例性工艺。
图3示出了根据一个实施方案的引线框推进穿过环氧树脂分配装置，然后是具有相关加热器以用于提供加热管芯键合工艺的拾取和放置装置的示例性实施方案。
图4示出了根据一个实施方案的用于使用本文所公开的系统和方法(包括在管芯附接之前、期间和/或之后加热管芯附接环氧树脂)形成的示例性多批IC封装的示例性可靠性测试流程。
图5A和图5B示出了根据常规技术形成的示例性IC封装(图5A)与使用本文所公开的系统和方法形成的示例IC封装(图5B)之间的差异，例如，包括在管芯附接之前、期间和/或之后加热管芯附接环氧树脂。
具体实施方式
图1示出了根据一个示例性实施方案的用于生产具有改善的引线分层特性(例如，减少的或消除的引线分层)的集成电路(IC)器件/封装的示例性组装工艺100。可通过将加热步骤添加到管芯附接(D/A)工艺来改善所得IC封装的引线分层特性。在102处，执行管芯附接(D/A)工艺以将集成电路管芯(例如芯片)附接到引线框。可将引线框加载到机器进给器(例如，移动带或轨道)上，并将其递送到环氧树脂分配单元。在104处，环氧树脂分配单元可将环氧树脂沉积在引线框的上表面的至少一部分上，例如，在被构造成接收IC管芯的引线框焊盘的一部分上。
然后机器进给器可将环氧树脂覆盖的引线框递送至管芯键合单元，该管芯键合单元可包括管芯安装装置和加热装置。在106处，管芯安装装置将管芯安装到引线框焊盘的环氧树脂覆盖区域上，并且加热装置108加热环氧树脂区域以在环氧反应中实现附加交联，这可从而减少来自环氧树脂的放气，这继而可减少或消除来自所生产的IC封装的引线分层。加热装置108可在将IC芯片安装到环氧树脂覆盖的引线框焊盘之前、期间和/或之后工作。在一些实施方案中，在106处，加热装置108可在管芯附接工艺期间或结合管芯附接工艺将环氧树脂加热至约55℃或55℃±10℃或55℃±5℃的温度。
在110处，可随后通过加载装置将引线框和IC芯片结构加载到盒中，以完成管芯附接工艺。然后可使用任何已知的技术在112处对结构进行管芯附接固化。然后可在114处执行引线键合工艺，例如，以将IC芯片连接到邻近引线框焊盘的一个或多个引线框引线。在一些实施方案中，可使用CuPdAu键合线。然后可在116处将模塑化合物施加到IC结构上，例如以至少部分地包封该结构，并且可使用任何已知的技术进行后模制固化(PMC)工艺。然后可在118处标记可包括任意数量的引线框和IC芯片的IC结构，并且在120-112处切割以提供多个分立的IC封装。
图2示出了根据一个实施方案的用于例如使用上述方法100促进加热管芯附接工艺的示例性系统100。系统100可包括输入/加载机202、机器进给器204和输出/卸载机206。输入/加载机202可被构造成将引线框230加载到自动传送装置或轨道210上，该自动传送装置或轨道可将引线框230传送到机器进给器204。引线框230可包括管芯焊盘232和多个引线指234。在一些实施方案中，每个引线指234的顶表面例如每个引线指234的尖端区域236或一个或多个其他区域可通过粗化工艺进行银涂覆和/或物理粗化，例如，以增强随后沉积的模塑化合物与引线框230之间的键合。
机器进给器204可包括环氧树脂分配装置212和拾取和放置装置214。环氧树脂分配装置212可将环氧树脂216分配到引线框焊盘232上。然后可将引线框230推进到拾取和放置装置214，该拾取和放置装置可拾取集成电路(IC)芯片或管芯250并将其放置到引线框焊盘232的环氧树脂覆盖部分上，从而将IC管芯250键合到焊盘232。
加热器220可设置在该管芯键合工艺的位置处或附近，例如体现为与拾取和放置装置214一体或分开。加热器220可被构造成在将IC管芯250通过拾取和放置装置214安装到环氧树脂覆盖的引线框焊盘232之前、期间和/或之后加热环氧树脂216，以改善基于环氧树脂的管芯附接键合。例如，加热管芯键合可在环氧反应中实现附加交联，这可因此减少来自环氧树脂的放气，这继而可减少或消除来自所生产的IC封装的引线分层。加热器22可将环氧树脂216加热至任何合适的温度以改善环氧树脂键合的一个或多个特性。例如，在一些实施方案中，加热器22可在管芯附接工艺或结合管芯附接工艺将环氧树脂216加热至约55℃或55℃±15℃或55℃±10℃或55℃±5℃的温度。
加热器220可包括适于直接或间接加热引线框管芯焊盘232上的环氧树脂216的任何系统或装置，例如对流加热器、辐射加热器、加热电缆、强制空气加热器或物理地耦接到(例如，在管芯焊盘232处的)引线框230的导电加热器。加热器220可由电、天然气、丙烷、太阳能或任何其他能量源供电。
在加热管芯附接工艺之后，具有被指示为键合单元240的所附接的和环氧树脂键合的IC芯片250的引线框230可在轨道210上被推进到输出/卸载装置206，该输出/卸载装置可卸载键合单元240以用于进一步加工，例如通过模塑化合物包封。
图3示出了引线框230推进穿过环氧树脂分配装置212，然后是具有相关加热器220以用于提供加热管芯键合工艺以在将IC芯片250安装至引线框焊盘232之前、期间和/或之后加热环氧树脂216的拾取和放置装置214的示例性实施方案。在图3所示的示例性实施方案中，加热器220位于管芯键合部位处。例如，加热器22可被布置在轨道210的区段210A和210B之间的开口处，该轨道将引线框230运送并推进穿过管芯附接系统。轨道区段210A可将引线框230推进穿过环氧树脂分配装置212，其中大量环氧树脂216被沉积到引线框焊盘232上，然后到达引线框焊盘232在加热器220上对齐的位置，如图3所示。在该位置处，加热器220可加热环氧树脂216(例如，至约55℃或55℃±15℃或55℃±10℃或55℃±5℃的温度)，并且拾取和放置装置214可将IC芯片250安装到引线框焊盘232的环氧树脂覆盖区域上。加热器220可被(例如，自动地或手动地)控制，以在将IC管芯250通过拾取和放置装置214物理地安装到引线框焊盘232之前、期间和/或之后加热环氧树脂216。
在其他实施方案中，加热器220可被布置在轨道210的连续区段下方，并且布置在管芯键合部位处。在其他实施方案中，加热器220可被布置在引线框230上方。例如，加热器220可被布置在引线框焊盘232上方并且横向偏移，以为拾取和放置装置214将管芯250安装到焊盘232提供空间。
在其他实施方案中，加热器220可被布置在键合部位的上游。例如，加热器220可在键合部位上游的位置处位于轨道210上方、下方或集成在轨道中。轨道210可将引线框焊盘232推进到加热器220正上方或正下方的位置，其中加热器220可被操作以将环氧树脂216加热至目标温度。然后，轨道210可将具有加热环氧树脂216的引线框推进到键合部位，其中拾取和放置装置214可随后将管芯250安装到焊盘232上的加热环氧树脂216上。
图4示出了用于使用本文所公开的系统和方法例如包括在管芯附接之前、期间和/或之后加热管芯附接环氧树脂形成的示例性多批IC封装的示例性可靠性测试流程400。在402处，执行一批IC封装的扫描声学成像(SAM)。在404处，将该批次在150℃下烘焙24小时。在406处，在85℃和85％相对湿度下对该批次进行168小时的水分吸收。在408处，使该批次在260℃下经受3x回流。该批次随后通过SAM成像并检查分层或其它缺陷。
表1示出了例如使用本文所公开的并根据图4所示的工艺400所测试的系统和方法形成的示例性多批IC封装的相关参数。
表1.关于被测IC封装的参数
表2示出了由表1中的信息表征并且根据图4所示的工艺400所测试的六批IC封装的测试结果。如图所示，在测试流程之后，所有批次均未显示出分层。
表2.IC封装结果
图5A和图5B示出了根据常规技术形成的示例性IC封装500A(图5A)与使用本文所公开的系统和方法形成的示例IC封装500B(图5B)之间的差异，例如，包括在管芯附接之前、期间和/或之后加热管芯附接环氧树脂。每个示例性IC封装500A，500B包括引线框502，该引线框包括管芯焊盘504和引线指506，以及通过环氧树脂514A,514B安装到引线框焊盘504的IC管芯/芯片510。如图5A所示，在常规IC封装500A中，环氧树脂放气512A的平均距离(超过环氧树脂514A的外边缘)可为大约或大于环氧树脂渗出的平均距离的3x。相比之下，如图5B所示，在根据本发明的示例性IC封装500B中，环氧树脂放气512B的平均距离(超过环氧树脂514B的外边缘)可小于环氧树脂渗出的平均距离的1x。
尽管本公开详细描述了所公开的实施方案，但应当理解，在不脱离本发明的实质和范围的情况下，可对本实施方案做出各种改变、替换和更改。

Claims (11)

1.一种用于制造集成电路器件的方法，所述集成电路器件包括安装在引线框的管芯支撑区域上的集成电路芯片，所述方法包括：
执行管芯附接工艺以形成集成电路结构，所述管芯附接包括：
将环氧树脂沉积在所述引线框的所述管芯支撑区域的至少一部分上；
将所述引线框的所述管芯支撑区域上的所述环氧树脂加热至55℃±15℃的温度；
在所述引线框的所述管芯支撑区域上的所述环氧树脂被加热至55℃±15℃的温度时，将所述集成电路芯片安装在所述环氧树脂覆盖的管芯支撑区域上，使得所述环氧树脂的一部分在所述集成电路芯片的外周边的外部横向延伸，其中将所述环氧树脂加热至55℃±15℃的温度在环氧反应中实现附加交联，并且与在没有将所述环氧树脂加热至55℃±15℃的温度的情况下安装所述集成电路芯片相比减少了来自所述环氧树脂的放气；
在所述管芯附接工艺之后，在所述集成电路结构上执行管芯附接固化工艺；
执行引线键合工艺以将至少一个线键合到所述集成电路结构；以及
施加模塑材料以至少部分地包封所述集成电路结构。
2.根据权利要求1所述的方法，其中所述加热步骤被构造成与在没有将所述环氧树脂加热至55℃±15℃的温度的情况下安装所述集成电路芯片相比将来自所述环氧树脂的放气量度降低至少三倍。
3.根据权利要求1至2中任一项所述的方法，其中所述加热步骤包括将所述环氧树脂加热至55℃的温度。
4.根据权利要求1至2中任一项所述的方法，其中所述加热步骤包括将所述环氧树脂加热至55℃±10℃的温度。
5.根据权利要求1至2中任一项所述的方法，其中所述加热步骤包括将所述环氧树脂加热至55℃±5℃的温度。
6.根据权利要求1至2中任一项所述的方法，其中所述管芯附接工艺包括：
使用进给装置将所述引线框运送到环氧树脂分配工位；
在所述环氧树脂分配工位处，将所述环氧树脂沉积在所述引线框的所述管芯支撑区域上；
使用所述进给装置将具有沉积环氧树脂的所述引线框运送到芯片安装工位，所述芯片安装工位具有相关加热器；
在所述芯片安装工位处：
将所述集成电路芯片安装在所述环氧树脂覆盖的管芯支撑区域上；以及
使用所述加热器将热量施加到至少所述环氧树脂以在所述环氧反应中实现附加交联并且减少来自所述环氧树脂的放气。
7.一种用于制造集成电路器件的系统，所述系统包括：
加载单元，所述加载单元被构造成将引线框定位在机器进给器上，所述引线框包括管芯支撑区域和多个引线；
所述机器进给器，所述机器进给器被构造成将所述引线框递送到环氧树脂分配单元和管芯附接单元；
其中所述环氧树脂分配单元被构造成将环氧树脂沉积在所述引线框的所述管芯支撑区域的至少一部分上；
其中所述管芯附接单元包括：
管芯附接加热单元，所述管芯附接加热单元被构造成将热量施加到至少所述环氧树脂至55℃±15℃的温度以在所述环氧反应中实现附加交联并且与在没有将所述环氧树脂加热至55℃±15℃的温度的情况下安装集成电路芯片相比减少来自所述环氧树脂的放气；以及
安装单元，所述安装单元被构造成在所述环氧树脂至55℃±15℃的温度期间将所述集成电路芯片安装在所述环氧树脂覆盖的管芯支撑区域之上。
8.根据权利要求7所述的系统，其中所述管芯附接加热单元被构造成与在没有将所述环氧树脂加热至55℃±15℃的温度的情况下安装所述集成电路芯片相比，将来自所述环氧树脂的放气量度降低至少三倍。
9.根据权利要求7至8中任一项所述的系统，其中所述管芯附接加热单元被构造成将所述环氧树脂加热至55℃的温度。
10.根据权利要求7至8中任一项所述的系统，其中所述管芯附接加热单元被构造成将所述环氧树脂加热至55℃±10℃的温度。
11.根据权利要求7至8中任一项所述的系统，其中所述管芯附接加热单元被构造成将所述环氧树脂加热至55℃±5℃的温度。
CN201880013717.6A 2017-04-25 2018-04-25 用于半导体封装中改善的分层特性的系统和方法 Active CN110326093B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201762489869P 2017-04-25 2017-04-25
US62/489,869 2017-04-25
US15/959,658 2018-04-23
US15/959,658 US10763130B2 (en) 2017-04-25 2018-04-23 Systems and methods for improved delamination characteristics in a semiconductor package
PCT/US2018/029259 WO2018200609A1 (en) 2017-04-25 2018-04-25 Systems and methods for improved delamination characteristics in a semiconductor package

Publications (2)

Publication Number Publication Date
CN110326093A CN110326093A (zh) 2019-10-11
CN110326093B true CN110326093B (zh) 2023-10-20

Family

ID=63854685

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880013717.6A Active CN110326093B (zh) 2017-04-25 2018-04-25 用于半导体封装中改善的分层特性的系统和方法

Country Status (5)

Country Link
US (1) US10763130B2 (zh)
CN (1) CN110326093B (zh)
DE (1) DE112018002169T5 (zh)
TW (1) TW201903917A (zh)
WO (1) WO2018200609A1 (zh)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6223800B1 (en) * 1998-04-02 2001-05-01 Samsung Electronics Co., Ltd. Die bonding apparatus
CN1366444A (zh) * 2000-12-27 2002-08-28 松下电器产业株式会社 部件内置模块及其制造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6110805A (en) 1997-12-19 2000-08-29 Micron Technology, Inc. Method and apparatus for attaching a workpiece to a workpiece support
TW582078B (en) 2002-11-29 2004-04-01 Chipmos Technologies Bermuda Packaging process for improving effective die-bonding area
CN102282660A (zh) * 2009-01-09 2011-12-14 长瀬化成株式会社 半导体封装的制造方法、半导体封装方法和溶剂型半导体封装环氧树脂组合物

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6223800B1 (en) * 1998-04-02 2001-05-01 Samsung Electronics Co., Ltd. Die bonding apparatus
CN1366444A (zh) * 2000-12-27 2002-08-28 松下电器产业株式会社 部件内置模块及其制造方法

Also Published As

Publication number Publication date
TW201903917A (zh) 2019-01-16
WO2018200609A1 (en) 2018-11-01
CN110326093A (zh) 2019-10-11
DE112018002169T5 (de) 2020-02-13
US10763130B2 (en) 2020-09-01
US20180308713A1 (en) 2018-10-25

Similar Documents

Publication Publication Date Title
US5549716A (en) Process for manufacturing integrated circuits using an automated multi-station apparatus including an adhesive dispenser and apparatus therefor
WO2011102095A1 (ja) モジュールの製造方法
US20080085571A1 (en) Die bonder and die bonding method thereof
US7389803B2 (en) Method and apparatus for manufacturing semiconductor apparatus
TWI702695B (zh) 封裝裝置
US6720195B2 (en) Methods employing elevated temperatures to enhance quality control in microelectronic component manufacture
CN110326093B (zh) 用于半导体封装中改善的分层特性的系统和方法
JP3198026B2 (ja) タブレット樹脂供給装置
KR101994667B1 (ko) 전자 부품 실장 장치 및 전자 부품의 제조 방법
CN112509939B (zh) 芯片贴装装置及半导体器件的制造方法
US20050287708A1 (en) Semiconductor chip package manufacturing method including screen printing process
KR101287663B1 (ko) 다이본더
JPH0697343A (ja) 樹脂封止型半導体装置の製造方法及びその製造装置
JP3955408B2 (ja) 半導体装置の製造方法
JP2002280399A (ja) ダイボンドペーストの付着評価方法、ダイボンド方法、およびダイボンド装置
JP7477404B2 (ja) 半導体装置の製造方法
US6588098B1 (en) Method for manufacturing an electronic device package
US20150187688A1 (en) Method For Treating A Leadframe Surface And Device Having A Treated Leadframe Surface
JPH11238744A (ja) Ｉｃカード等用ｉｃモジュールの封止方法
CN112820723A (zh) 多基岛芯片封装结构以及封装方法
JPH1074793A (ja) 半導体装置と、半導体装置の製造方法と、半導体製造装置
JP2008041829A (ja) 半導体装置の製造方法および半導体製造装置
US20120094440A1 (en) Method of die bonding onto dispensed adhesives
JPH10125852A (ja) 半導体装置の製造方法
JP2003086480A (ja) 半導体装置の生産システム

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant