CN109742034A - 一种封装结构、封装方法及在封装方法中使用的模板 - Google Patents

一种封装结构、封装方法及在封装方法中使用的模板 Download PDF

Info

Publication number
CN109742034A
CN109742034A CN201811459526.0A CN201811459526A CN109742034A CN 109742034 A CN109742034 A CN 109742034A CN 201811459526 A CN201811459526 A CN 201811459526A CN 109742034 A CN109742034 A CN 109742034A
Authority
CN
China
Prior art keywords
template
lead
substrate
cavity
protective layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201811459526.0A
Other languages
English (en)
Inventor
王谦
谭琳
蔡坚
陈瑜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tsinghua University
Original Assignee
Tsinghua University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tsinghua University filed Critical Tsinghua University
Priority to CN201811459526.0A priority Critical patent/CN109742034A/zh
Publication of CN109742034A publication Critical patent/CN109742034A/zh
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48105—Connecting bonding areas at different heights
    • H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本发明公开了一种封装结构、封装方法及在封装方法中使用的模板，其中，该封装结构包括：基板；芯片，贴装在所述基板上；引线，用于将所述基板与所述芯片电连接；以及保护层，形成在所述基板上，用于覆盖所述芯片、所述引线以及与所述引线连接的焊盘，所述保护层的尺寸小于所述基板的尺寸。上述的封装结构、封装方法及在封装方法中使用的模板能够解决现有技术中模塑腔体设计难度大、模塑工艺复杂、造价高以及模塑材料量消耗大的问题。

Description

一种封装结构、封装方法及在封装方法中使用的模板
本案为2014年1月26日递交的题为“一种封装结构、封装方法及在封装方法中使用的模板”的中国发明专利申请201410037714.X的分案申请。
技术领域
本发明涉及半导体领域，尤其涉及一种封装结构、封装方法及在封装方法中使用的模板。
背景技术
传统的窄节距焊球阵列(FBGA)产品的封装流程如图1所示：S100，芯片贴装；S102，引线键合；S104，模塑、固化；S106，植球；S108，切割。其中步骤S104中模塑工艺是将模塑料在高温高压下注入模塑腔，模塑料覆盖整个基板上表面，经过聚合物的交联反应再经固化成形，起到保护引线提高器件可靠性的目的。图2示出了现有技术的封装结构的侧视图，图3示出了现有技术的封装结构的俯视图，其中，标号10表示基板，12表示芯片，14表示引线，16表示模塑料，18表示焊球阵列。但此工艺过程复杂耗时，模塑腔体的设计难度大、模塑工艺复杂、造价高，模塑材料量消耗大。
发明内容
本发明的目的是提供一种封装结构、封装方法及在封装方法中使用的模板，以解决现有技术中模塑腔体设计难度大、模塑工艺复杂、造价高以及模塑材料量消耗大的问题。
为了实现上述目的，本发明提供一种封装结构，其中，该封装结构包括：基板；芯片，贴装在所述基板上；引线，用于将所述基板与所述芯片电连接；以及保护层，形成在所述基板上，用于覆盖所述芯片、所述引线以及与所述引线连接的焊盘，所述保护层的尺寸小于所述基板的尺寸。
优选地，所述保护层由环氧塑封料形成。
本发明还提供了一种封装方法，其中，该方法包括：提供基板；在所述基板上贴装芯片；使用引线键合工艺通过引线将所述基板与所述芯片电连接；在所述基板上放置模板，所述模板具有使所述芯片、所述引线以及与所述引线连接的焊盘暴露的空腔，且所述模板的高度高于所述引线的高度；在所述空腔内形成保护层；以及去除所述模板。
优选地，该方法还包括：在所述基板上放置所述模板之前，在所述模板的下表面涂敷表面涂料；通过使用有机溶剂清洗所述表面涂料来去除所述模板。
优选地，所述保护层由环氧塑封料形成。
优选地，在所述空腔内形成保护层包括：在所述空腔内填充所述环氧塑封料；对所述环氧塑封料执行固化工艺形成所述保护层。
优选地，通过点胶工艺或印刷工艺在所述空腔内填充所述环氧塑封料。
优选地，通过点胶工艺在所述空腔内填充所述环氧塑封料的情况下，所述模板除所述空腔之外的部分还形成有多个孔。
本发明还提供了一种在上述的封装方法中使用的模板，其中，该模板具有使所述芯片、所述引线以及与所述引线连接的焊盘暴露的空腔，且所述模板的高度高于所述引线的高度。
优选地，所述模板除所述空腔之外的部分还形成有多个孔。
通过上述技术方案，在器件封装过程中设置了具有使芯片、引线以及与引线连接的焊盘暴露的空腔的模板，由此保护层可以在模板空腔中形成以实现对芯片、引线以及与引线连接的焊盘的保护，避免了大型模塑设备的使用和复杂的模塑腔体的设计，简化了制作工艺，节约了制作成本。并且，由于保护层不需要覆盖整个基板表面，所以可以节省材料，同时减轻器件重量。此外，通过使用模板，还可以降低/控制器件的整体高度。
本发明的其他特征和优点将在随后的具体实施方式部分予以详细说明。
附图说明
附图是用来提供对本发明的进一步理解，并且构成说明书的一部分，与下面的具体实施方式一起用于解释本发明，但并不构成对本发明的限制。在附图中：
图1是现有技术的封装方法的流程图；
图2示出了现有技术的封装结构的侧视图；
图3示出了现有技术的封装结构的俯视图；
图4是根据本发明的封装结构的一个示例性剖面图；
图5是根据本发明的封装结构的俯视图；
图6是根据本发明的封装方法的流程图；
图7是根据本发明的在封装方法中使用的模板的俯视图；
图8是根据本发明的在封装方法中使用的具有多个孔的模板的俯视图；
图9是根据本发明的封装方法中使用的点胶工艺的示意图；以及
图10是根据本发明的封装方法中使用的印刷工艺的示意图。
具体实施方式
以下结合附图对本发明的具体实施方式进行详细说明。应当理解的是，此处所描述的具体实施方式仅用于说明和解释本发明，并不用于限制本发明。在本发明中，相同的标号用于表示相同的元件。
图4是根据本发明的封装结构的一个示例性剖面图。
如图4所示，本发明提供的封装结构包括：基板100；芯片102，贴装在所述基板100上；引线104，用于将所述基板100与所述芯片102电连接；以及保护层106，形成在所述基板100上，用于覆盖所述芯片102、所述引线104以及与所述引线104连接的焊盘(未示出)，所述保护层106的尺寸小于所述基板100的尺寸。
本发明的封装结构还可以包括焊球阵列108，形成在基板100的下表面。
根据本发明的封装结构形成有保护层106，从而可以保护芯片、所述引线以及与引线连接的焊盘；且该保护层106的尺寸小于所述基板100的尺寸，即保护层106不需要覆盖整个基板表面，由此可以减少保护层的用料量，同时可以减轻器件的重量。
根据本发明一种实施方式，保护层106由环氧塑封料形成。环氧塑封料可以具有良好的流动性，能够抵抗机械冲击、化学腐蚀、高温高湿等，并且不会影响引线的线形和结合力，因而由环氧塑封料形成的保护层106可以对芯片、引线以及与引线连接的焊盘提供足够强的保护。本领域技术人员应当理解，上述的环氧塑封料仅仅是示例性的，并非用于限定本发明。
图5是根据本发明的封装结构的俯视图。如图5所示，环氧塑封料形成的保护层106未覆盖基板外围部分。
图6是根据本发明的封装方法的流程图。
如图6所示，本发明提供的封装方法包括：
S300，提供基板；
S302，在所述基板上贴装芯片；
S304，使用引线键合工艺通过引线将所述基板与所述芯片电连接；
S306，在所述基板上放置模板，所述模板具有使所述芯片、所述引线以及与所述引线连接的焊盘暴露的空腔，且所述模板的高度高于所述引线的高度；
S308，在所述空腔内形成保护层；以及
S310，去除所述模板。
通过在器件封装过程中设置具有使芯片、引线以及与引线连接的焊盘暴露的空腔的模板，由此保护层可以在模板空腔中形成以实现对芯片、引线以及与引线连接的焊盘的保护，避免了大型模塑设备的使用和复杂的模塑腔体的设计，简化了制作工艺，节约了制作成本。并且，由于保护层不需要覆盖整个基板表面，所以可以节省材料，同时减轻器件重量。此外，通过使用模板，还可以降低/控制器件的整体高度。
其中，在步骤S310之后，该方法还包括：
S312，通过植球工艺在所述基板的下表面形成焊球阵列；
S314，通过切割工艺对所述基板进行切割。
在本方法中，在步骤S306之前，在所述模板的下表面涂敷表面涂料，以使所述模板的下表面与所述基板的上表面紧密结合，从而在形成保护层的过程中可以防止保护层材料溢出。其中，该表面涂料可以具有耐高温性能。
在模板的下表面涂覆了表面涂料的情况下，在步骤S310之前，使用有机溶剂清洗所述表面涂料，以便于所述模板的去除。通过使用有机溶剂清洗表面涂料，可以使得所述模板易于脱离，同时防止了表面涂料的残留，由此可以实现对该模板进行重复使用，提高模板利用率。
本领域技术人员可以根据实际需要进行表面涂料和有机溶剂的选取，本发明对此不作限定。
根据本发明一种实施方式，保护层由环氧塑封料形成。环氧塑封料具有良好的流动性，能够抵抗机械冲击、化学腐蚀、高温高湿等，并且不会影响引线的线形和结合力，因而由环氧塑封料形成的保护层可以对芯片、引线以及与引线连接的焊盘提供足够强的保护。本领域技术人员应当理解，上述的环氧塑封料仅仅是示例性的，并非用于限定本发明。
在本方法中，步骤S308包括：
在所述空腔内填充所述环氧塑封料；
对所述环氧塑封料执行固化工艺形成所述保护层。
在填充环氧塑封料的过程中，可以对基板和环氧塑封料进行加热，以加快环氧塑封料的填充。通过向空腔内填充环氧塑封料的方式，可以避免传统模塑工艺中空气残留产生的空洞问题。
根据本发明的一种实施方式，通过点胶工艺或印刷工艺在所述空腔内填充所述环氧塑封料。图9和图10分别示出了在本发明中使用的点胶工艺和印刷工艺。其中，斜线部分表示模板，方格部分表示正在填充的环氧塑封料(即，正在向空腔中填充的环氧塑封料)。
通过点胶工艺在所述空腔内填充所述环氧塑封料的情况下，所述模板除所述空腔之外的部分还可以形成有多个孔。通过在模板上设置多个孔，可以去除无效材料，同时减轻模板重量。所述模板上的孔的位置、形状和数量可以根据实际需要进行设定，本发明不作限定。
在本发明中，可以采用图6所示的封装方法制造图4所示的封装结构。
图7是根据本发明的在封装方法中使用的模板的俯视图。图7中的斜线部分表示模板的外层。
本发明还提供了一种在上述实施方式中描述的封装方法中使用的模板。其中，如图7所示，该模板具有使所述芯片、所述引线以及与所述引线连接的焊盘暴露的空腔400，且所述模板的高度高于所述引线的高度。
其中，模板的材料可以为不锈钢(即，可以选用与丝网印刷的网板类似的材料)，由此该模板可以具有强度高、不易变形的优点。并且，去除后的模板还可以被重复利用。本领域技术人员应当理解，上述对模板材料的描述仅仅是示例性的，并非用于限定本发明。
当通过点胶工艺在所述空腔内形成保护层的情况下，所述模板除所述空腔400之外的部分还可以形成有多个孔402(如图8所示，在所述模板的外层形成有多个孔，图8是根据本发明的在封装方法中使用的具有多个孔的模板的俯视图)。通过在模板上设置多个孔402，可以去除无效材料，同时减轻模板重量。
根据本发明的一种实施方式，可以在图6所示的封装方法中使用上述的模板制造图4所示的封装结构。
本发明可以适用于需要对芯片、引线以及与引线连接的焊盘进行保护的封装器件(例如，FBGA、方形扁平无引脚封装(QFN)、方形扁平式封装(QFP)等基板或引线框架等封装形式)。
以上结合附图详细描述了本发明的优选实施方式，但是，本发明并不限于上述实施方式中的具体细节，在本发明的技术构思范围内，可以对本发明的技术方案进行多种简单变型，这些简单变型均属于本发明的保护范围。
另外需要说明的是，在上述具体实施方式中所描述的各个具体技术特征，在不矛盾的情况下，可以通过任何合适的方式进行组合。为了避免不必要的重复，本发明对各种可能的组合方式不再另行说明。
此外，本发明的各种不同的实施方式之间也可以进行任意组合，只要其不违背本发明的思想，其同样应当视为本发明所公开的内容。

Claims (4)

1.一种封装方法，其中，该方法包括：
提供基板；
在所述基板上贴装若干个芯片；
对于若干个所述芯片中的每一个，执行步骤包括：
使用引线键合工艺通过引线将所述基板与所述芯片电连接；
在所述模板的下表面涂敷表面涂料；
在所述基板上放置模板，所述模板具有使整个芯片、所述引线以及与所述引线连接的焊盘暴露的空腔，所述模板的高度高于所述引线的高度，以及所述模板除所述空腔之外的部分还形成有多个孔；
在所述空腔内形成保护层；
使用有机溶剂清洗所述表面涂料；以及
去除所述模板；
其中，通过点胶工艺在所述空腔内填充所述保护层，
通过植球工艺在所述基板的下表面形成焊球阵列；以及
通过切割工艺对所述基板进行切割，以针对若干个所述芯片中的每一个形成一封装结构。
2.根据权利要求1所述的封装方法，其中，所述保护层由环氧塑封料形成。
3.根据权利要求2所述的封装方法，其中，在所述空腔内形成保护层包括：
在所述空腔内填充所述环氧塑封料；
对所述环氧塑封料执行固化工艺形成所述保护层。
4.一种在根据权利要求1-3中任一项权利要求所述的封装方法中使用的模板，其中，该模板具有使所述芯片、所述引线以及与所述引线连接的焊盘暴露的空腔，且所述模板的高度高于所述引线的高度，其中，所述模板除所述空腔之外的部分还形成有多个孔。
CN201811459526.0A 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板 Pending CN109742034A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201811459526.0A CN109742034A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201811459526.0A CN109742034A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板
CN201410037714.XA CN103779286A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201410037714.XA Division CN103779286A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板

Publications (1)

Publication Number Publication Date
CN109742034A true CN109742034A (zh) 2019-05-10

Family

ID=50571388

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201811459526.0A Pending CN109742034A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板
CN201410037714.XA Pending CN103779286A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201410037714.XA Pending CN103779286A (zh) 2014-01-26 2014-01-26 一种封装结构、封装方法及在封装方法中使用的模板

Country Status (3)

Country Link
US (1) US9960093B2 (zh)
CN (2) CN109742034A (zh)
WO (1) WO2015109596A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111739871A (zh) * 2020-05-15 2020-10-02 甬矽电子(宁波)股份有限公司 双面芯片封装结构和双面芯片封装工艺

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107734216B (zh) * 2016-08-12 2023-12-26 宁波舜宇光电信息有限公司 阵列摄像模组及其模塑感光组件和制造方法以及带有阵列摄像模组的电子设备
KR102152516B1 (ko) 2016-03-28 2020-09-04 닝보 써니 오포테크 코., 엘티디. 카메라 모듈과 성형 감광성 어셈블리 및 그 제조 방법, 및 전자 장치
US20170316673A1 (en) * 2016-04-28 2017-11-02 Bryan Gorr Automated Fluid Condition Monitoring Multi-Sensor, Transceiver and Status Display Hub

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953589A (en) * 1996-12-30 1999-09-14 Anam Semiconductor Inc. Ball grid array semiconductor package with solder balls fused on printed circuit board and method for fabricating the same
US20030178709A1 (en) * 2002-03-25 2003-09-25 Seiji Andoh Method of manufacturing semiconductor device
CN1722392A (zh) * 2004-07-13 2006-01-18 株式会社迪斯科 半导体芯片树脂封装方法
CN101989555A (zh) * 2009-07-29 2011-03-23 胜开科技股份有限公司 模造成型的影像传感器封装结构制造方法及封装结构
CN102856217A (zh) * 2011-06-30 2013-01-02 飞思卡尔半导体公司 用于模塑半导体器件的装置和方法
CN103487175A (zh) * 2013-09-02 2014-01-01 无锡慧思顿科技有限公司 一种塑料封装的压力传感器的制作方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3255006A (en) * 1963-03-04 1966-06-07 Purex Corp Ltd Photosensitive masking for chemical etching
US5247423A (en) * 1992-05-26 1993-09-21 Motorola, Inc. Stacking three dimensional leadless multi-chip module and method for making the same
JP2699932B2 (ja) * 1995-06-21 1998-01-19 日本電気株式会社 半導体装置
JPH1154658A (ja) * 1997-07-30 1999-02-26 Hitachi Ltd 半導体装置及びその製造方法並びにフレーム構造体
US6395584B2 (en) * 1998-12-22 2002-05-28 Ficta Technology Inc. Method for improving the liquid dispensing of IC packages
US6160311A (en) * 1999-06-14 2000-12-12 First International Computer Inc. Enhanced heat dissipating chip scale package method and devices
US6983537B2 (en) 2000-07-25 2006-01-10 Mediana Electronic Co., Ltd. Method of making a plastic package with an air cavity
CN1462070A (zh) * 2002-05-31 2003-12-17 威宇科技测试封装（上海）有限公司 一种芯片封装结构
TWI237363B (en) * 2003-12-31 2005-08-01 Advanced Semiconductor Eng Semiconductor package
CN101286502A (zh) * 2007-04-13 2008-10-15 鸿富锦精密工业（深圳）有限公司 半导体封装结构
US7858443B2 (en) 2009-03-09 2010-12-28 Utac Hong Kong Limited Leadless integrated circuit package having standoff contacts and die attach pad

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5953589A (en) * 1996-12-30 1999-09-14 Anam Semiconductor Inc. Ball grid array semiconductor package with solder balls fused on printed circuit board and method for fabricating the same
US20030178709A1 (en) * 2002-03-25 2003-09-25 Seiji Andoh Method of manufacturing semiconductor device
CN1722392A (zh) * 2004-07-13 2006-01-18 株式会社迪斯科 半导体芯片树脂封装方法
CN101989555A (zh) * 2009-07-29 2011-03-23 胜开科技股份有限公司 模造成型的影像传感器封装结构制造方法及封装结构
CN102856217A (zh) * 2011-06-30 2013-01-02 飞思卡尔半导体公司 用于模塑半导体器件的装置和方法
CN103487175A (zh) * 2013-09-02 2014-01-01 无锡慧思顿科技有限公司 一种塑料封装的压力传感器的制作方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111739871A (zh) * 2020-05-15 2020-10-02 甬矽电子(宁波)股份有限公司 双面芯片封装结构和双面芯片封装工艺

Also Published As

Publication number Publication date
US9960093B2 (en) 2018-05-01
US20170005022A1 (en) 2017-01-05
CN103779286A (zh) 2014-05-07
WO2015109596A1 (zh) 2015-07-30

Similar Documents

Publication Publication Date Title
CN109801846A (zh) 一种封装结构及封装方法
CN208014673U (zh) 芯片封装结构
CN208045473U (zh) 芯片封装结构
CN103943764B (zh) 模压一体化封装led光源的成型模具及成型方法
CN104584209B (zh) 薄型衬底PoP结构
TWI414027B (zh) 晶片尺寸封裝件及其製法
SG120219A1 (en) Super thin/super thermal ball grid array package
US20080085572A1 (en) Semiconductor packaging method by using large panel size
CN109742034A (zh) 一种封装结构、封装方法及在封装方法中使用的模板
CN104039087B (zh) 一种电路板组件的有机硅凝胶无模具灌封方法
US9142523B2 (en) Semiconductor device and manufacturing method thereof
CN107038965A (zh) Led显示装置、成型模组、及其生产工艺
CN107527874A (zh) 腔式压力传感器器件
CN103779306B (zh) 一种封装结构、封装方法及在封装方法中使用的模板
US7863094B2 (en) Method for removing bubbles from adhesive layer of semiconductor chip package
CN102332408A (zh) 芯片尺寸封装件及其制法
CN203839411U (zh) 模压一体化封装led光源的成型模具
JP2011040625A (ja) 半導体装置の製造方法
JP2009170855A (ja) 半導体のパッケージング方法
CN101958305B (zh) 双面图形芯片正装模组封装结构及其封装方法
CN104465545A (zh) 半导体封装件及其制造方法
CN218069835U (zh) 一种半导体封装结构
CN208093540U (zh) 封装体
CN102110620A (zh) 半导体封装方法
KR20120037764A (ko) 반도체 금형 크리닝을 위한 프레임 지그

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20190510