CN109659355B - 常关型氧化镓场效应晶体管结构 - Google Patents

常关型氧化镓场效应晶体管结构 Download PDF

Info

Publication number
CN109659355B
CN109659355B CN201811488059.4A CN201811488059A CN109659355B CN 109659355 B CN109659355 B CN 109659355B CN 201811488059 A CN201811488059 A CN 201811488059A CN 109659355 B CN109659355 B CN 109659355B
Authority
CN
China
Prior art keywords
gallium oxide
layer
normally
effect transistor
field effect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201811488059.4A
Other languages
English (en)
Other versions
CN109659355A (zh
Inventor
吕元杰
王元刚
周幸叶
谭鑫
宋旭波
梁士雄
冯志红
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 13 Research Institute
Original Assignee
CETC 13 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 13 Research Institute filed Critical CETC 13 Research Institute
Priority to CN201811488059.4A priority Critical patent/CN109659355B/zh
Priority to PCT/CN2018/121422 priority patent/WO2020113663A1/zh
Publication of CN109659355A publication Critical patent/CN109659355A/zh
Priority to US17/061,261 priority patent/US11456387B2/en
Application granted granted Critical
Publication of CN109659355B publication Critical patent/CN109659355B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66969Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/46Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/428
    • H01L21/477Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/404Multiple field plate structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66522Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7839Field effect transistors with field effect produced by an insulated gate with Schottky drain or source contact
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Abstract

本发明提供了一种常关型氧化镓场效应晶体管结构,属于半导体器件技术领域,自下至上包括衬底层和n型掺杂氧化镓沟道层,所述n型掺杂氧化镓沟道层上设有源极、漏极和栅极,所述栅极位于所述源极和所述漏极之间,所述栅极下方的所述n型掺杂氧化镓沟道层内设有无电子沟道区。本发明提供的常关型氧化镓场效应晶体管结构,无需在栅下制备凹槽,而是通过高温氧化形成无电子沟道区,在无电子沟道区上形成栅极,避免了刻蚀损伤和刻蚀深度不可控的问题,提高了饱和电流和击穿电压。

Description

常关型氧化镓场效应晶体管结构
技术领域
本发明属于半导体器件技术领域,更具体地说,是涉及一种常关型氧化镓场效应晶体管结构。
背景技术
由于缺乏有效的P型掺杂和注入技术,常关型氧化镓场效应晶体管通常采用栅下深凹槽技术实现,凹槽一般通过干法刻蚀实现。利用栅下深凹槽技术实现常关型氧化镓场效应晶体管器件,刻蚀深度不可控,阈值不稳定;氧化镓具有较强的抗刻蚀性,干法刻蚀会导致栅下凹槽表面粗糙不平整,从而会导致器件工作时栅下区域出现尖峰电场,影响器件的击穿特性,同时,刻蚀会引入材料损伤问题,会严重影响器件饱和电流和击穿电压。
发明内容
本发明的目的在于提供一种常关型氧化镓场效应晶体管结构,以解决现有栅下深凹槽技术存在的刻蚀深度不可控、存在刻蚀损伤、表面粗糙、阙值不稳定、严重影响饱和电流和击穿电压等技术问题。
为实现上述目的,本发明采用的技术方案是:提供一种常关型氧化镓场效应晶体管结构,自下至上包括衬底层和n型掺杂氧化镓沟道层,所述n型掺杂氧化镓沟道层上设有源极、漏极和栅极,所述栅极位于所述源极和所述漏极之间,所述栅极下方的所述n型掺杂氧化镓沟道层内设有无电子沟道区。
进一步地,所述无电子沟道区的长度小于等于所述栅极的长度。
进一步地,所述无电子沟道区的数量为大于等于1的整数,所述栅极的数量为大于等于1的整数,且所述无电子沟道区均位于所述栅极的下方。
进一步地,所述衬底层为至少一层半导体材料、金属材料或者绝缘介质,其中,与所述n型掺杂氧化镓沟道层相连接的所述衬底层为绝缘介质层。
进一步地,所述n型掺杂氧化镓沟道层自下至上包括第一n型掺杂氧化镓沟道层和第二n型掺杂氧化镓沟道层,所述第一n型掺杂氧化镓沟道层和所述第二n型掺杂氧化镓沟道层的掺杂浓度不相等。
进一步地,所述的常关型氧化镓场效应晶体管结构还包括场板,所述场板为源场板、栅场板和漏场板,或者为其中的任意一个,或者为其中的任意两个。
进一步地,所述n型掺杂氧化镓沟道层与所述栅极之间设有栅介质层。
进一步地,所述源极和所述栅极之间、所述漏极和所述栅极之间具有钝化层。
进一步地,所述钝化层为一层绝缘介质或者多层绝缘介质。
本发明提供的常关型氧化镓场效应晶体管结构的有益效果在于:与现有技术相比,本发明常关型氧化镓场效应晶体管结构,不需要干法刻蚀工艺,避免了刻蚀导致的表面粗糙、材料损伤和刻蚀不均匀等问题,有利于降低器件的漏电特性,提升器件的耐压特性和开关特性,同时能够提升器件阈值电压的均匀性,利于大规模生产。
本发明另一目的在于提供一种常关型氧化镓场效应晶体管结构的制备方法,包括:
在n型掺杂氧化镓沟道层上淀积掩膜层,所述掩膜层为金属或者绝缘介质;
利用光刻、显影、干法刻蚀或者湿法腐蚀方法去除待制作的无电子沟道区上方的掩膜层;
在氧气氛围进行高温退火,形成无电子沟道区;
所述高温退火温度为300℃-1300℃,高温退火时间≥30s。
本发明制备方法的效果在于:与现有技术相比,本发明不需要干法刻蚀工艺,避免了刻蚀导致的表面粗糙、材料损伤和刻蚀不均匀等问题,有利于降低器件的漏电特性,提升器件的耐压特性和开关特性,同时能够提升器件阈值电压的均匀性,利于大规模生产。此外,高温退火能够修复掩膜区域的材料的缺陷,有望进一步提升器件性能。
附图说明
为了更清楚地说明本发明实施例中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为本发明实施例提供的常关型氧化镓场效应晶体管结构的结构示意图;
图2为本发明实施例提供的带栅场板的常关型氧化镓场效应晶体管结构的结构示意图。
其中,图中:
1-衬底层;11-蓝宝石衬底层;12-氧化镓沟道层;2-n型掺杂氧化镓沟道层;21-第一n型掺杂氧化镓沟道层;22-第二n型掺杂氧化镓沟道层;3-源极;4-栅极;5-漏极;6-无电子沟道区;7-栅介质层;8-钝化层;9-栅场板。
具体实施方式
为了使本发明所要解决的技术问题、技术方案及有益效果更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。
请一并参阅图1至图2,现对本发明提供的常关型氧化镓场效应晶体管结构进行说明。所述常关型氧化镓场效应晶体管结构,自下至上包括1和n型掺杂氧化镓沟道层2,所述n型掺杂氧化镓沟道层2上设有源极3、漏极5和栅极4,所述栅极4位于所述源极3和所述漏极5之间,所述栅极4下方的所述n型掺杂氧化镓沟道层2内设有无电子沟道区6。
本发明提供的常关型氧化镓场效应晶体管结构,与现有技术相比,不需要干法刻蚀工艺,避免了刻蚀导致的表面粗糙、材料损伤和刻蚀不均匀等问题,有利于降低器件的漏电特性,提升器件的耐压特性和开关特性,同时能够提升器件阈值电压的均匀性,利于大规模生产。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述无电子沟道区6的长度小于等于所述栅极4的长度。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述无电子沟道区6的数量为大于等于1的整数,所述栅极4的数量为大于等于1的整数,且所述无电子沟道区6均位于所述栅极4的下方。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述1为至少一层半导体材料、金属材料或者绝缘介质,其中,与所述n型掺杂氧化镓沟道层2相连接的所述1为绝缘介质层。其中,半导体材料为Ga2O3、GaN、AlN等,金属材料为镍、钛、铂、钨等,绝缘介质为SiO2、SiN、Al2O3等。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述衬底层1自下至上包括蓝宝石衬底层11和氧化镓沟道层12。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述n型掺杂氧化镓沟道层2自下至上包括第一n型掺杂氧化镓沟道层21和第二n型掺杂氧化镓沟道层22,所述第一n型掺杂氧化镓沟道层和所述第二n型掺杂氧化镓沟道层的掺杂浓度不相等。两层浓度不相同有利于提高器件的跨导,改善器件耐压特性。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述源极3和所述漏极5通过离子注入和高温退火形成欧姆接触,或者通过高温合金形成欧姆接触。
请参阅图1,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述源极3与所述n型掺杂氧化镓沟道层、所述漏极5与所述n型掺杂氧化镓沟道层,至少有一个为肖特基接触。
参见图2,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述的常关型氧化镓场效应晶体管结构还包括场板,所述场板为源场板、栅场板9和漏场板,或者为其中的任意一个,或者为其中的任意两个。
参见图2,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述源场板、所述栅场板9和所述漏场板均至少具有一层。场板结构有利于抑制器件沟道尖峰电场,改善器件耐压特性。
参见图2,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述n型掺杂氧化镓沟道层与所述栅极4之间设有栅介质层7。
参见图2,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述源极3和所述栅极4之间、所述漏极5和所述栅极4之间具有钝化层8。
参见图2,作为本发明提供的常关型氧化镓场效应晶体管结构的一种具体实施方式,所述钝化层8为一层绝缘介质或者多层绝缘介质。
本发明还提供一种常关型氧化镓场效应晶体管结构的制备方法,包括:
在n型掺杂氧化镓沟道层上淀积掩膜层,所述掩膜层为金属或者绝缘介质;
利用光刻、显影、干法刻蚀或者湿法腐蚀方法去除待制作的无电子沟道区6上方的掩膜层;
在氧气氛围进行高温退火,形成无电子沟道区6。
其中,所述高温退火温度为300℃-1300℃,高温退火时间≥30s。
本发明提供的制备方法,不需要干法刻蚀工艺,避免了刻蚀导致的表面粗糙、材料损伤和刻蚀不均匀等问题,有利于降低器件的漏电特性,提升器件的耐压特性和开关特性,同时能够提升器件阈值电压的均匀性,利于大规模生产。此外,高温退火能够修复掩膜区域的材料的缺陷,有望进一步提升器件性能。
以上所述仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。

Claims (7)

1.常关型氧化镓场效应晶体管结构,其特征在于,自下至上包括衬底层和n型掺杂氧化镓沟道层,所述n型掺杂氧化镓沟道层上设有源极、漏极和栅极,所述栅极位于所述源极和所述漏极之间,所述栅极下方的所述n型掺杂氧化镓沟道层内设有无电子沟道区;
所述的常关型氧化镓场效应晶体管结构的制备方法,包括:
在n型掺杂氧化镓沟道层上淀积掩膜层,所述掩膜层为金属或者绝缘介质;
利用光刻、显影、干法刻蚀或者湿法腐蚀方法去除待制作的无电子沟道区上方的掩膜层;
在氧气氛围进行高温退火,形成无电子沟道区;
所述高温退火温度为300℃-1300℃,高温退火时间≥30s;
所述无电子沟道区的长度小于等于所述栅极的长度;
所述无电子沟道区的数量为大于等于1的整数,所述栅极的数量为大于等于1的整数,且所述无电子沟道区均位于所述栅极的下方。
2.如权利要求1所述的常关型氧化镓场效应晶体管结构,其特征在于,所述衬底层为至少一层半导体材料、金属材料或者绝缘介质,其中,与所述n型掺杂氧化镓沟道层相连接的所述衬底层为绝缘介质层。
3.如权利要求1所述的常关型氧化镓场效应晶体管结构,其特征在于,所述n型掺杂氧化镓沟道层自下至上包括第一n型掺杂氧化镓沟道层和第二n型掺杂氧化镓沟道层,所述第一n型掺杂氧化镓沟道层和所述第二n型掺杂氧化镓沟道层的掺杂浓度不相等。
4.如权利要求1-3任一项所述的常关型氧化镓场效应晶体管结构,其特征在于,所述的常关型氧化镓场效应晶体管结构还包括场板,所述场板为源场板、栅场板和漏场板,或者为其中的任意一个,或者为其中的任意两个。
5.如权利要求4所述的常关型氧化镓场效应晶体管结构,其特征在于,所述n型掺杂氧化镓沟道层与所述栅极之间设有栅介质层。
6.如权利要求4所述的常关型氧化镓场效应晶体管结构,其特征在于,所述源极和所述栅极之间、所述漏极和所述栅极之间具有钝化层。
7.如权利要求6所述的常关型氧化镓场效应晶体管结构,其特征在于,所述钝化层为一层绝缘介质或者多层绝缘介质。
CN201811488059.4A 2018-12-06 2018-12-06 常关型氧化镓场效应晶体管结构 Active CN109659355B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201811488059.4A CN109659355B (zh) 2018-12-06 2018-12-06 常关型氧化镓场效应晶体管结构
PCT/CN2018/121422 WO2020113663A1 (zh) 2018-12-06 2018-12-17 常关型氧化镓场效应晶体管结构及制备方法
US17/061,261 US11456387B2 (en) 2018-12-06 2020-10-01 Normally-off gallium oxide field-effect transistor structure and preparation method therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201811488059.4A CN109659355B (zh) 2018-12-06 2018-12-06 常关型氧化镓场效应晶体管结构

Publications (2)

Publication Number Publication Date
CN109659355A CN109659355A (zh) 2019-04-19
CN109659355B true CN109659355B (zh) 2020-11-24

Family

ID=66111907

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201811488059.4A Active CN109659355B (zh) 2018-12-06 2018-12-06 常关型氧化镓场效应晶体管结构

Country Status (3)

Country Link
US (1) US11456387B2 (zh)
CN (1) CN109659355B (zh)
WO (1) WO2020113663A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110223920B (zh) * 2019-06-20 2021-05-18 中国电子科技集团公司第十三研究所 氧化镓场效应晶体管及其制备方法
CN110164769B (zh) * 2019-06-20 2021-08-31 中国电子科技集团公司第十三研究所 氧化镓场效应晶体管及其制备方法
CN111180398B (zh) * 2020-01-07 2022-08-05 中国电子科技集团公司第十三研究所 一种氧化镓场效应晶体管及其制备方法
CN113066857A (zh) * 2021-03-24 2021-07-02 中国科学技术大学 高品质因数氧化镓晶体管及其制备方法
CN113921589A (zh) * 2021-09-02 2022-01-11 西安电子科技大学 一种基于零栅偏压的氧化镓基太阳光盲区探测器

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1656618A (zh) * 2002-05-21 2005-08-17 俄勒冈州,由高等教育州委员会代表俄勒冈州立大学 晶体管结构和制造该晶体管结构的方法
CN101410985A (zh) * 2006-03-29 2009-04-15 克里公司 高效率和/或高功率密度宽带隙晶体管
CN107481939A (zh) * 2017-07-20 2017-12-15 中国电子科技集团公司第十三研究所 帽层结构氧化镓场效应晶体管的制备方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6989556B2 (en) * 2002-06-06 2006-01-24 Osemi, Inc. Metal oxide compound semiconductor integrated transistor devices with a gate insulator structure
US8247276B2 (en) * 2009-02-20 2012-08-21 Semiconductor Energy Laboratory Co., Ltd. Thin film transistor, method for manufacturing the same, and semiconductor device
TWI535023B (zh) * 2009-04-16 2016-05-21 半導體能源研究所股份有限公司 半導體裝置和其製造方法
CN108649070A (zh) * 2018-05-14 2018-10-12 电子科技大学 一种GaN异质结电导调制场效应管
CN110265486B (zh) * 2019-06-20 2023-03-24 中国电子科技集团公司第十三研究所 氧化镓sbd终端结构及制备方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1656618A (zh) * 2002-05-21 2005-08-17 俄勒冈州,由高等教育州委员会代表俄勒冈州立大学 晶体管结构和制造该晶体管结构的方法
CN101410985A (zh) * 2006-03-29 2009-04-15 克里公司 高效率和/或高功率密度宽带隙晶体管
CN107481939A (zh) * 2017-07-20 2017-12-15 中国电子科技集团公司第十三研究所 帽层结构氧化镓场效应晶体管的制备方法

Also Published As

Publication number Publication date
US20210098628A1 (en) 2021-04-01
WO2020113663A1 (zh) 2020-06-11
CN109659355A (zh) 2019-04-19
US11456387B2 (en) 2022-09-27

Similar Documents

Publication Publication Date Title
CN109659355B (zh) 常关型氧化镓场效应晶体管结构
WO2020221222A1 (zh) 一种高阈值电压常关型高电子迁移率晶体管及其制备方法
CN106847879B (zh) 一种斜面沟道的SiC MOSFET器件及制备方法
US10475896B2 (en) Silicon carbide MOSFET device and method for manufacturing the same
US10680067B2 (en) Silicon carbide MOSFET device and method for manufacturing the same
CN103811542B (zh) 一种锡化物超晶格势垒半导体晶体管
CN106158923A (zh) 基于多二维沟道的增强型GaN FinFET
CN108365008A (zh) 具p型二维材料栅极增强型氮化镓场效应器件的制备方法
CN110581068A (zh) 一种使用栅介质去实现低导通电阻的增强型氮化镓晶体管的方法
WO2020107754A1 (zh) 一种提高GaN增强型MOSFET阈值电压的外延层结构及器件制备
CN111129163B (zh) 肖特基二极管及其制备方法
CN111081763B (zh) 一种场板下方具有蜂窝凹槽势垒层结构的常关型hemt器件及其制备方法
CN113851522B (zh) 一种氮化镓增强型器件及其制备方法
CN106158960A (zh) 基于数字化湿法栅刻蚀技术形成GaN增强型MOSFET及制备方法
CN107180759A (zh) 一种增强型P型栅GaN HEMT器件的制作方法
CN107230625A (zh) 氮化镓晶体管及其制造方法
CN103681256A (zh) 一种新型碳化硅mosfet器件及其制作方法
WO2024050865A1 (zh) 一种垂直型氧化镓晶体管及其制备方法
CN110676172A (zh) 一种实现低导通电阻的增强型氮化镓晶体管的方法
CN108831923B (zh) 一种增强型高电子迁移率晶体管及其制备方法
CN115050813A (zh) 一种具有渐变掺杂阶梯氟离子终端的GaN HEMT器件的制造方法
CN115084224A (zh) 一种垂直结构的NiO/Ga2O3 JFET及其制备方法
CN113838930A (zh) 具有混合栅电极结构的氮化镓常关型器件及其制备方法
CN110676166B (zh) P-GaN帽层的FinFET增强型器件及制作方法
CN105552108A (zh) GaN HEMT器件非合金欧姆接触的制作方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant