CN109219887B - 用于减少阈值移位的氮化硅工艺 - Google Patents
用于减少阈值移位的氮化硅工艺 Download PDFInfo
- Publication number
- CN109219887B CN109219887B CN201780031286.1A CN201780031286A CN109219887B CN 109219887 B CN109219887 B CN 109219887B CN 201780031286 A CN201780031286 A CN 201780031286A CN 109219887 B CN109219887 B CN 109219887B
- Authority
- CN
- China
- Prior art keywords
- silicon nitride
- nitride layer
- nitrogen
- rich
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H10P14/6339—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01358—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being a Group III-V material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/681—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered
- H10D64/685—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator having a compositional variation, e.g. multilayered being perpendicular to the channel plane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/68—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator
- H10D64/693—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes characterised by the insulator, e.g. by the gate insulator the insulator comprising nitrogen, e.g. nitrides, oxynitrides or nitrogen-doped materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3414—Deposited materials, e.g. layers characterised by the chemical composition being group IIIA-VIA materials
- H10P14/3416—Nitrides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6326—Deposition processes
- H10P14/6328—Deposition from the gas or vapour phase
- H10P14/6334—Deposition from the gas or vapour phase using decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/662—Laminate layers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/66—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials
- H10P14/668—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials
- H10P14/6681—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si
- H10P14/6682—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the type of materials the materials being characterised by the deposition precursor materials the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/694—Inorganic materials composed of nitrides
- H10P14/6943—Inorganic materials composed of nitrides containing silicon
- H10P14/69433—Inorganic materials composed of nitrides containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
- H10D62/8503—Nitride Group III-V materials, e.g. AlN or GaN
Landscapes
- Formation Of Insulating Films (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/191,500 | 2016-06-23 | ||
| US15/191,500 US9741557B1 (en) | 2016-06-23 | 2016-06-23 | Silicon nitride process for reduction of threshold shift |
| PCT/US2017/039150 WO2017223541A1 (en) | 2016-06-23 | 2017-06-23 | Silicon nitride process for reduction of threshold shift |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109219887A CN109219887A (zh) | 2019-01-15 |
| CN109219887B true CN109219887B (zh) | 2022-11-01 |
Family
ID=59581289
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201780031286.1A Active CN109219887B (zh) | 2016-06-23 | 2017-06-23 | 用于减少阈值移位的氮化硅工艺 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9741557B1 (https=) |
| JP (1) | JP7121237B2 (https=) |
| CN (1) | CN109219887B (https=) |
| WO (1) | WO2017223541A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2016066641A (ja) * | 2014-09-22 | 2016-04-28 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
| US11037851B2 (en) * | 2019-08-30 | 2021-06-15 | Applied Materials, Inc. | Nitrogen-rich silicon nitride films for thin film transistors |
| US11819847B2 (en) | 2020-07-20 | 2023-11-21 | Applied Materials, Inc. | Nanofluidic device with silicon nitride membrane |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6709928B1 (en) * | 2001-07-31 | 2004-03-23 | Cypress Semiconductor Corporation | Semiconductor device having silicon-rich layer and method of manufacturing such a device |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5972804A (en) * | 1997-08-05 | 1999-10-26 | Motorola, Inc. | Process for forming a semiconductor device |
| JP2004111447A (ja) * | 2002-09-13 | 2004-04-08 | Handotai Rikougaku Kenkyu Center:Kk | 半導体装置及びその製造方法 |
| KR100560654B1 (ko) * | 2004-01-08 | 2006-03-16 | 삼성전자주식회사 | 질화실리콘막을 형성을 위한 질소화합물 및 이를 이용한질화실리콘 막의 형성방법 |
| JP5186776B2 (ja) * | 2007-02-22 | 2013-04-24 | 富士通株式会社 | 半導体装置及びその製造方法 |
| JP5345328B2 (ja) * | 2008-02-22 | 2013-11-20 | 住友電工デバイス・イノベーション株式会社 | 半導体装置の製造方法 |
| US8492852B2 (en) * | 2010-06-02 | 2013-07-23 | International Business Machines Corporation | Interface structure for channel mobility improvement in high-k metal gate stack |
| CN102915952B (zh) * | 2011-08-04 | 2014-11-05 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法 |
| CN103632968B (zh) * | 2012-08-21 | 2016-10-05 | 中芯国际集成电路制造(上海)有限公司 | 晶体管及其形成方法 |
| US9614105B2 (en) * | 2013-04-22 | 2017-04-04 | Cypress Semiconductor Corporation | Charge-trap NOR with silicon-rich nitride as a charge trap layer |
| JP6301640B2 (ja) * | 2013-11-28 | 2018-03-28 | ルネサスエレクトロニクス株式会社 | 半導体装置および半導体装置の製造方法 |
-
2016
- 2016-06-23 US US15/191,500 patent/US9741557B1/en active Active
-
2017
- 2017-06-23 CN CN201780031286.1A patent/CN109219887B/zh active Active
- 2017-06-23 WO PCT/US2017/039150 patent/WO2017223541A1/en not_active Ceased
- 2017-06-23 JP JP2018567698A patent/JP7121237B2/ja active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6709928B1 (en) * | 2001-07-31 | 2004-03-23 | Cypress Semiconductor Corporation | Semiconductor device having silicon-rich layer and method of manufacturing such a device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP7121237B2 (ja) | 2022-08-18 |
| CN109219887A (zh) | 2019-01-15 |
| US9741557B1 (en) | 2017-08-22 |
| JP2019519937A (ja) | 2019-07-11 |
| WO2017223541A1 (en) | 2017-12-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7434679B2 (ja) | ノーマリーオフiii-窒化物トランジスタ | |
| US9911613B2 (en) | Method of fabricating a charge-trapping gate stack using a CMOS process flow | |
| CN102683415B (zh) | 体衬底上制造的被隔离的三栅极晶体管 | |
| JP5380827B2 (ja) | 半導体装置の製造方法 | |
| US9530654B2 (en) | FINFET fin height control | |
| US20130200518A1 (en) | Devices Including Metal-Silicon Contacts Using Indium Arsenide Films and Apparatus and Methods | |
| CN107706112B (zh) | 半导体器件的形成方法 | |
| US20150194335A1 (en) | FinFET Fin Bending Reduction | |
| US20230377898A1 (en) | Methods for reducing scratch defects in chemical mechanical planarization | |
| CN104347418A (zh) | Mos晶体管的形成方法 | |
| CN108735604B (zh) | 晶体管的形成方法 | |
| CN111384178A (zh) | 半导体器件以及用于制造此类半导体器件的方法 | |
| JP2015162633A (ja) | 半導体装置 | |
| CN109219887B (zh) | 用于减少阈值移位的氮化硅工艺 | |
| CN110164767A (zh) | 半导体器件及其形成方法 | |
| US20090142899A1 (en) | Interfacial layer for hafnium-based high-k/metal gate transistors | |
| CN111834224A (zh) | 半导体装置结构的形成方法 | |
| CN111370306A (zh) | 晶体管的制作方法及全包围栅极器件结构 | |
| TWI606516B (zh) | 半導體裝置及其形成方法 | |
| CN108574009B (zh) | 鳍式场效应管及其形成方法 | |
| CN107785265A (zh) | 半导体器件的形成方法 | |
| CN105161414B (zh) | 栅极硬掩模层的去除方法 | |
| JP2006093242A (ja) | 半導体装置の製造方法 | |
| CN106206306A (zh) | 鳍式场效应晶体管及其形成方法 | |
| CN103165430A (zh) | 半导体器件制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |