CN109216309A - 半导体封装装置及其制造方法 - Google Patents

半导体封装装置及其制造方法 Download PDF

Info

Publication number
CN109216309A
CN109216309A CN201810182944.3A CN201810182944A CN109216309A CN 109216309 A CN109216309 A CN 109216309A CN 201810182944 A CN201810182944 A CN 201810182944A CN 109216309 A CN109216309 A CN 109216309A
Authority
CN
China
Prior art keywords
layer
conductive
conducting element
semiconductor device
device packages
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201810182944.3A
Other languages
English (en)
Other versions
CN109216309B (zh
Inventor
方仁广
吕文隆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Publication of CN109216309A publication Critical patent/CN109216309A/zh
Application granted granted Critical
Publication of CN109216309B publication Critical patent/CN109216309B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/02Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape
    • B23K35/0222Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by mechanical features, e.g. shape for use in soldering, brazing
    • B23K35/0244Powders, particles or spheres; Preforms made therefrom
    • B23K35/025Pastes, creams, slurries
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/055Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads having a passage through the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49883Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/40Semiconductor devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • H01L2224/0237Disposition of the redistribution layers
    • H01L2224/02379Fan-out arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05541Structure
    • H01L2224/05548Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1131Manufacturing methods by local deposition of the material of the bump connector in liquid form
    • H01L2224/1132Screen printing, i.e. using a stencil
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/114Manufacturing methods by blanket deposition of the material of the bump connector
    • H01L2224/1143Manufacturing methods by blanket deposition of the material of the bump connector in solid form
    • H01L2224/11442Manufacturing methods by blanket deposition of the material of the bump connector in solid form using a powder
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/1147Manufacturing methods using a lift-off mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/11848Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849Reflowing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13017Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13022Disposition the bump connector being at least partially embedded in the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1302Disposition
    • H01L2224/13024Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/1308Plural core members being stacked
    • H01L2224/13082Two-layer arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/132Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13201Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13211Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/132Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13239Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/132Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13244Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/132Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13238Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13247Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/132Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13263Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13269Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13199Material of the matrix
    • H01L2224/13294Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/132 - H01L2224/13291
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13339Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13344Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13347Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13338Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13355Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13363Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13366Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13363Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13369Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13299Base material
    • H01L2224/133Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13363Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13384Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13438Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13439Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13438Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13444Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13438Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13447Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13438Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13455Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13463Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13466Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13463Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13469Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13399Coating material
    • H01L2224/134Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13463Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13484Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/13198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/13298Fillers
    • H01L2224/13499Shape or distribution of the fillers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/1356Disposition
    • H01L2224/13561On the entire surface of the core, i.e. integral coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13575Plural coating layers
    • H01L2224/1358Plural coating layers being stacked
    • H01L2224/13583Three-layer coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13611Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13669Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/1354Coating
    • H01L2224/13599Material
    • H01L2224/136Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13684Tungsten [W] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701Structure
    • H01L2224/1703Bump connectors having different sizes, e.g. different diameters, heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/17104Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/175Material
    • H01L2224/17505Bump connectors having different materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/2954Coating
    • H01L2224/29575Plural coating layers
    • H01L2224/2958Plural coating layers being stacked
    • H01L2224/29583Three-layer coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/32235Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8138Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/81399Material
    • H01L2224/814Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06558Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having passive surfaces facing each other, i.e. in a back-to-back arrangement
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06572Auxiliary carrier between devices, the carrier having an electrical connection structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15182Fan-in arrangement of the internal vias
    • H01L2924/15184Fan-in arrangement of the internal vias in different layers of the multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161Exposing the passive side of the semiconductor or solid-state body of a flip chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Mechanical Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本公开揭示一种半导体封装装置,其包含载体、第一电子组件,及在所述载体上的导电元件。所述第一电子组件在所述载体上方。所述导电元件在所述载体上且将所述第一电子组件电连接到所述载体。所述导电元件包含至少一个导电颗粒及覆盖所述导电颗粒的焊料材料,且所述导电颗粒包含金属芯、覆盖所述金属芯的阻挡层,以及覆盖所述阻挡层的金属层。

Description

半导体封装装置及其制造方法
技术领域
本公开大体来说涉及半导体封装装置及其制造方法。更特定来说,本公开涉及包含导电柱的半导体封装装置及其制造方法。
背景技术
导电柱广泛用于裸片与衬底之间或衬底与另一衬底之间的互连。在类似技术中,导电柱通常通过电镀形成。然而,电镀技术增加用于制造导电柱的成本及时间。
发明内容
在一或多个实施例中,导电颗粒包含金属芯、阻挡层、第一导电层及第二导电层。所述阻挡层环绕所述金属芯。所述第一导电层环绕所述阻挡层。所述第二导电层环绕所述第一导电层。
在一或多个实施例中,半导体封装装置包含载体、第一电子组件,及在所述载体上的导电元件。所述第一电子组件在所述载体上方。所述导电元件在所述载体上且将所述第一电子组件电连接到所述载体。所述导电元件包含至少一个导电颗粒及覆盖所述导电颗粒的焊料材料,且所述导电颗粒包含金属芯、覆盖所述金属芯的阻挡层,以及覆盖所述阻挡层的金属层。
在一或多个实施例中,半导体装置封装包含载体及导电元件。所述载体具有第一表面且包含在所述载体的所述第一表面上的导电垫。导电元件包含由焊料材料环绕的多个导电颗粒,且所述导电元件安置在所述载体的所述导电垫上,其中所述导电元件的部分被所述导电垫覆盖。
在一或多个实施例中,半导体装置封装包含电子组件、导电元件及第一封装主体。所述导电元件在所述电子组件上,且所述导电元件具有侧表面及在所述侧表面上的多个凹部。所述第一封装主体囊封所述导电元件且延伸到所述凹部中。
在一或多个实施例中,制造半导体封装的方法包含:提供RDL;将绝缘层安置在所述RDL上,所述绝缘层具有开口;及通过将包含至少一个导电颗粒的糊料(paste)填充到所述开口中来安置导电元件,其中所述导电颗粒包含囊封金属芯的焊料层。
附图说明
当与附图一起阅读时可从以下详细描述最佳理解本公开的方面。应注意,各种特征可能未按比例绘制,且各种特征的尺寸可出于论述的清楚起见而任意增大或减小。
图1A说明根据本公开的一些实施例的半导体封装装置的横截面图。
图1B说明根据本公开的一些实施例的如图1A中所展示的导电柱的内部结构;
图1C说明由图1A中的虚线框A围绕的半导体封装装置的部分的放大图;
图1D说明由图1A中的虚线框A围绕的半导体封装装置的部分的放大图;
图2A、图2B、图2C、图2D、图2E、图2F、图2G及图2H为根据本公开的一些实施例的在各种阶段制造的半导体结构的横截面图;
图3A说明根据本公开的一些实施例的图2B中所展示的糊料的成分;
图3B说明根据本公开的一些实施例的如图3A中所展示的导电颗粒的放大图;
图3C说明根据本公开的一些实施例的如图3A中所展示的导电颗粒的放大图;
图3D说明根据本公开的一些实施例的如图3A中所展示的导电颗粒的放大图;
图4A、图4B及图4C说明根据本公开的一些实施例的不同类型的导电柱;
图5说明根据本公开的一些实施例的半导体封装装置的横截面图;
图6说明根据本公开的一些实施例的半导体封装装置的横截面图;
图7A、图7B、图7C、图7D及图7E为根据本公开的一些实施例的在各种阶段制造的半导体结构的横截面图;
图8说明根据本公开的一些实施例的用于计算如图3A及3B中所展示的导电柱与导电颗粒之间的关系的方法;及
图9A及图9B说明根据本公开的一些实施例的不同类型的半导体封装装置。
贯穿图式和详细描述使用共同参考标号指示相同或类似元件。本公开从结合附图进行的以下详细描述将更显而易见。
具体实施方式
图1A说明根据本公开的一些实施例的半导体封装装置1的横截面图。半导体封装装置1包含衬底(或载体)10,重布层(RDL)11,电子组件12a、12b,一或多个导电柱(或导电元件)13及隔离层(或封装主体)14、15。
在一些实施例中,RDL 11包含介电层11d及由介电层11d囊封或覆盖的导电层11m1、11m2(或金属层)。导电层11m1、11m2通过导电互连件11v(例如,通孔)电连接。在一些实施例中,RDL 11可根据数个不同实施例包含任何数目个介电层及导电层。例如,RDL 11可包含N个介电层及导电层,其中N为整数。导电层11m1经从介电层11d 暴露以在RDL 11的第一表面111(还被称作顶部表面)上提供电连接。导电层11m2经从介电层11d暴露以在RDL 11的第二表面112(还被称作底部表面)上提供电连接。
电子组件12a安置在RDL 11的第一表面111上且与导电层11m1电连接。电子组件12a可为包含半导体衬底的裸片或芯片、一或多个集成电路装置及其中的一或多个上覆互连结构。集成电路装置可包含例如晶体管的有源装置,及/或例如电阻器、电容器、电感器或其组合的无源装置。
电子组件12b安置在RDL 11的第二表面112上且通过电触点或导电触点12b1(例如,焊料球)与导电层11m2电连接。在一些实施例中,电子组件12b通过RDL 11与电子组件12a电连接。电子组件12b可为包含半导体衬底的裸片或芯片、一或多个集成电路装置及其中的一或多个上覆互连结构。集成电路装置可包含例如晶体管的有源装置,及/或例如电阻器、电容器、电感器或其组合的无源装置。
导电柱13安置在RDL 11的第二表面112上且通过RDL 11与电子组件12a或电子组件12b电连接。在一些实施例中,取决于不同实施例,导电柱13可为球体柱或立方体柱。
隔离层14安置在RDL 11的第二表面112上且覆盖RDL 11的第二表面112的部分、电子组件12b及导电柱13的第一部分。导电柱13的第二部分从隔离层14暴露。在一些实施例中,隔离层14包含例如有机材料(例如,模塑料、双马来酰亚胺三嗪(BT)、聚酰亚胺(PI)、聚苯并恶唑(PBO)、阻焊剂、味之素(Ajinomoto)内置膜(ABF)、聚丙烯(PP) 或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。导电柱13的熔点可能大于导电触点12b1的熔点。
导电柱13的经暴露部分(例如,第二部分)安置在衬底10的表面101(也被称作第一表面或顶部表面)上且电连接到衬底10的表面101上的导电垫10p1上。衬底10可为例如印刷电路板,例如纸基铜箔层压板、复合铜箔层压板或聚合物浸渍玻璃纤维基铜箔层压板。衬底10可包含互连结构,例如RDL或接地元件。衬底10具有与表面101相对的表面102(还被称作第二表面或底部表面)。衬底10的第一表面101上的导电垫10p1 通过衬底10内的导电垫10v电连接到衬底10的第二表面102上的导电垫10p2。电触点 10b(例如,受控塌陷芯片连接(C4)垫)安置在导电垫10p2上以在衬底10与外部装置之间提供电连接。
隔离层15安置在衬底10的第一表面101上且覆盖由电子组件12a、RDL 11与隔离层14以及导电柱13的第二部分界定的基本上共面的侧表面。在一些实施例中,隔离层 15可覆盖RDL 11的第一表面111的部分。在一些实施例中,隔离层15包含例如有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。在一些实施例中,隔离层15 及隔离层14是由相同材料形成。替代地,隔离层15及隔离层14是由不同材料形成。在一些实施例中,第一封装主体14界定多个容纳空间以容纳相应导电元件13,且容纳空间中的每一个的轮廓由相应导电元件13界定。
图1B说明根据本公开的一些实施例的如图1A中所展示的导电柱13的内部结构;如在图1B中所展示,导电柱13由多个导电颗粒13b及覆盖导电颗粒13b的导电层或矩阵13b4形成。
导电颗粒13b包含金属芯13b1、阻挡层13b2及导电层13b3。金属芯13b1可提供用于导电柱13的支撑结构。在一些实施例中,金属芯13b1可包含例如铜(Cu)、银(Ag)、金(Au)、铂(Pt)或其它金属或合金。阻挡层13b2安置在金属芯13b1上以环绕金属芯13b1。在一些实施例中,金属芯13b1可包含例如镍(Ni)、钛(Ti)、钨(W)或其它金属或合金。导电层13b3安置在阻挡层上13b2以环绕阻挡层13b2。在一些实施例中,导电层13b3为焊料层,包含例如Cu、Ag、Au、Pt或具有低熔点的其它金属或合金。
导电层13b4环绕导电层13b3。在一些实施例中,导电层13b4包含例如锡(Sn)、Ag或具有低熔点的其它金属或合金。在一些实施例中,阻挡层13b2或导电层13b3的熔点大于导电层13b4的熔点。
在一些实施例中,可从导电颗粒13b省略阻挡层13b2。在此状况下,金属间化合物(IMC)可形成在金属芯13b1与导电层13b3之间(例如,金属芯13b1与导电层13b3之间的边界),此可能导致导电柱13的破裂或缺乏。另外,在无阻挡层13b2的情况下,金属芯13b1与导电层13b3之间的边界可能为粗糙的,此可能影响导电柱13的导电率。如在本公开的图1B中所展示,通过将阻挡层13b2放置在金属芯13b1与导电层13b3之间,边界的IMC问题及粗糙性可被克服,此将增加导电柱13的导电率及坚固性。
图1C说明由图1A中的虚线框A围绕的半导体封装装置1的部分的放大图。如图 1C中所展示,将导电柱13安置在衬底10的第一表面101上的导电垫10p1上。所有导电颗粒13b在衬底10的第一表面101上的导电垫10p1上方。
图1D说明由图1A中的虚线框A围绕的半导体封装装置1的部分的放大图。如图 1D中所展示,导电柱13的部分安置在衬底10的第一表面101上的导电垫10p1上且导电柱13的另一部分延伸到导电垫10p1。例如,导电颗粒13b的部分延伸到衬底10的第一表面101上的导电垫10p1中。例如,导电颗粒13b的部分在衬底10的第一表面101 上的导电垫10p1的表面10p11下方。
图2A、2B、2C、2D、2E、2F、2G及2H为根据本公开的一些实施例的在各种阶段处制作的半导体结构的横截面视图。各种图已经简化以更佳地理解本公开的方面。
参考图2A,提供电子组件22a(例如,裸片或芯片)。电子组件22a具有有源表面22a1。 RDL 21形成在电子组件22a的有源表面22a1上。在一些实施例中,RDL 21包含介电层21d及由介电层21d囊封或覆盖的导电层21m1、21m2(或金属层)。导电层21m1、21m2 通过导电互连件21v(例如,通孔)电连接。在一些实施例中,导电层21m1、21m2是通过热喷涂技术(借以将熔融(或经加热)材料喷涂到表面上)形成或安置。在一些实施例中, RDL 21可根据数个不同实施例包含任何数目个介电层及导电层。例如,RDL 21可包含 N个介电层及导电层,其中N为整数。导电层21m1经从介电层21d暴露以在RDL 21 的第一表面211上提供电连接。导电层21m2经从介电层21d暴露以在RDL 21的第二表面212上提供电连接。
参考图2B,将光致抗蚀剂29或掩模或其它绝缘层安置在RDL 21上。光致抗蚀剂 29具有或界定多个开口29h以暴露RDL 21的导电层21m2的至少部分。在一些实施例中,光致抗蚀剂29可通过涂布、层压或其它合适的过程来形成。
参考图2C,将糊料23'填充在由光致抗蚀剂29界定的开口29h内。在一些实施例中,可通过刮削、印刷或其它合适的过程来将糊料23'填充在开口29h内。在一些实施例中,在将糊料23'填充到开口29h中,将格网放置在光致抗蚀剂29上。格网具有对应于光致抗蚀剂29的开口29h的多个开口。以此方式,可对格网(而非对光致抗蚀剂29)实施印刷过程以防止糊料23'的溶剂残留在光致抗蚀剂29上。
参考图2D,在将糊料23'填充在开口29h内,实施回流过程以形成导电柱23。在回流过程之后,溶剂可能蒸发,且部分熔剂可能残留。在一些实施例中,可在回流过程之后将残留熔剂移除。在一些实施例中,导电柱23的成分类似于如图1B中所展示的导电柱13的成分。每一导电颗粒23b的导电层23b4经熔融且组合在一起以覆盖包含金属芯 23b1、阻挡层23b2及第一导电层23b3(参见图3A及图3B)的导电颗粒23b的剩余部分。
参考图2E,将光致抗蚀剂29移除且将电子组件22b放置在RDL 21的第二表面212上。电子组件22b可通过倒装芯片或导线接合技术电连接到RDL 21。
参考图2F,将干膜28放置或安置在导电柱23上以覆盖导电柱23的部分。隔离层 24形成或安置在RDL 21的第二表面212上以覆盖RDL 21的第二表面212的部分、电子组件22b及未被干膜28覆盖的导电柱23的第一部分。在一些实施例中,隔离层24 包含例如有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。隔离层24 可通过成型技术(例如传递成型或压缩成型)形成。
参考图2G,将干膜28从导电柱23移除以暴露导电柱23的部分。将导电柱23放置在衬底20上。导电柱23的经暴露部分与衬底20的导电垫20p1电连接。
参考图2H,隔离层25形成或安置在衬底20上以覆盖由电子组件22a、RDL 21与隔离层24以及导电柱23的经暴露部分界定的基本上共面的侧表面。在一些实施例中,隔离层25包含例如有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。在一些实施例中,隔离层25及隔离层24是由相同材料形成。替代地,隔离层25及隔离层24是由不同材料形成。电触点20b(例如,C4垫)形成或安置在导电垫20p2上以在衬底10与外部装置之间提供电连接。在一些实施例中,图2A到2H中所说明的方法可被称作“后芯片”过程。
图3A说明根据本公开的一些实施例的图2B中所展示的糊料23'的成分。如图3A 中所展示,糊料23'包含多个导电颗粒23b及包含溶剂及熔剂的混合物23a。混合物23a 覆盖或囊封导电颗粒23b。在一些实施例中,混合物23a不包含焊料。
图3B说明根据本公开的一些实施例的如图3A中所展示的导电颗粒23b的放大图。导电颗粒23b包含金属芯23b1、阻挡层23b2、第一导电层23b3及第二导电层23b4。
在一些实施例中,金属芯23b1可包含例如Cu、Ag、Au、Pt或其它金属或合金。阻挡层23b2安置在金属芯23b1以环绕金属芯23b1。在一些实施例中,阻挡层23b2可包含例如Ni、Ti、W或其它金属或合金。第一导电层23b3(例如,下伏层)安置在阻挡层13b2以环绕阻挡层13b2。在一些实施例中,第一导电层23b3为焊料层,包含例如 Cu、Ag、Au、Pt或具有低熔点的其它金属或合金。第二导电层23b4安置在第一导电层 23b3上以环绕第一导电层23b3。在一些实施例中,第二导电层23b4包含例如Sn、Ag 或具有低熔点的其它金属或合金。在一些实施例中,阻挡层23b2或第一导电层23b3的熔点大于第二导电层23b4的熔点。在一些实施例中,导电颗粒23b为球体、立方体(例如,图3C中所展示的导电颗粒23b')或不规则形状(例如,图3D中所展示的导电颗粒 23b”)。
如上文所提及,阻挡层23b2可避免IMC形成在金属芯23b1与第一导电层23b3的边界处。在一些实施例中,第二导电层23b4(例如,焊料层)可通过电镀直接形成或安置在阻挡层23b2上。然而,由于阻挡层23b2与焊料层之间的电势差,阻挡层23b2与焊料层可能并非彼此直接附接。因此,使用电镀技术来在阻挡层23b2上形成焊料层可能增加制造成本。根据一些实施例,将薄金属层(例如,第一导电层23b3)溅射在阻挡层23b2 上以促进焊料层(例如,第二导电层23b4)的形成,且未使用电镀过程,此可能减少制造成本及时间。在一些实施例中,薄金属层(例如,第一导电层23b3)可通过电镀技术形成;然而,形成薄金属层的时间比在无薄金属层的互连结构中形成相对厚焊料层的时间少得多。
图4A、4B及4C说明根据本公开的一些实施例的不同类型的导电柱。图4A、4B 及4C中所展示的导电柱可应用于图1A中所展示的半导体封装装置1。
如图4A中所展示,所有导电颗粒13b被导电层13b4(例如,焊料层)囊封或覆盖。如图4B中所展示,导电颗粒13b的部分从导电层13b4(例如,焊料层)暴露。如在图4C 中所展示,导电柱包含沿垂直方向堆叠的多个导电柱13'、13”,且隔离层包含沿垂直方向堆叠的多个隔离层14'、14”。在一些实施例中,导电柱13'的导电颗粒13b'大于导电柱 13”的导电颗粒13b”(或以其它方式具有不同于其的平均大小)。
图5说明根据本公开的一些实施例的半导体封装装置5的横截面图。半导体封装装置5类似于图1中所展示的半导体封装装置1,除了半导体封装装置5的导电通孔50v 包含与导电柱13相同或相似结构。例如,导电通孔50v包含如图1B中所展示的多个导电颗粒及导电层。另外,导电柱(或导电元件)53的侧壁并非平面的。在一些实施例中,在回流过程之后,导电柱53的导电颗粒中的每一个的焊料层(例如,图1B中所展示的导电层13b4)可连接在一起。由于焊料的表面张力,导电柱53的侧壁并不平坦。如在图 5中所展示,导电柱53的侧壁包含许多凹部(或凹陷)53s。在模塑料(例如,隔离层14) 经形成或安置以覆盖导电柱53时,凹部53s将被模塑料填充,以便增加导电柱53与模塑料之间的粘结强度,此可防止导电柱53从导电垫10p1剥落。
图6说明根据本公开的一些实施例的半导体封装装置6的横截面图。半导体封装装置6包含RDL 61、电子组件62、导电柱63及隔离层64。
在一些实施例中,RDL 61包含介电层61d及由介电层61d囊封或覆盖的导电层61m1、61m2(或金属层)。导电层61m1、61m2通过导电互连件61v(例如,通孔)电连接。在一些实施例中,RDL 61可根据数个不同实施例包含任何数目个介电层及导电层。例如,RDL 61可包含N个介电层及导电层,其中N为整数。导电层61m1经从介电层61d 暴露以在RDL 61的第一表面61d1(还被称作顶部表面)上提供电连接。在一些实施例中,导电层61m1并非平面的。例如,导电层61m1可包含凹部。导电层61m2经从介电层61d暴露以在RDL 61的第二表面61d2(还被称作底部表面)上提供电连接。电触点60b(例如,焊料球)电连接到导电层61m2的经暴露部分。
导电柱63安置在导电层61m1的凹部内且电连接到导电层61m1。在一些实施例中,取决于不同实施例,导电柱63可为球体柱或立方体柱。在一些实施例中,导电柱63与导电柱13、导电柱53或任何其它合适导电柱相同或相似。
电子组件62安置在导电柱63上。电子组件62通过导电柱63电连接到RDL 61。电子组件62可为例如包含半导体衬底的裸片或芯片、一或多个集成电路装置及其中的一或多个上覆互连结构。集成电路装置可包含例如晶体管的有源装置及/或例如电阻器、电容器、电感器或其组合的无源装置。
隔离层64安置在RDL 61的第一表面61d1上且覆盖RDL 61的第一表面61d1的部分、导电柱63及电子组件62的有源表面与侧表面。在一些实施例中,隔离层64包含例如有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。
图7A、7B、7C、7D、7E为根据本公开的一些实施例的在各种阶段处制作的半导体结构的横截面视图。各种图已经简化以更佳地理解本公开的方面。
参考图7A,提供电子组件72(例如,裸片或芯片)。光致抗蚀剂79形成或安置在电子组件72的有源表面上。光致抗蚀剂79包含多个开口79o以暴露电子组件72的导电垫72p。在一些实施例中,光致抗蚀剂79可通过涂布、层压或其它合适的过程来形成。
参考图7B,将糊料73'填充在由光致抗蚀剂79界定的开口79o内。在一些实施例中,可通过刮削、印刷或其它合适的过程来将糊料73'填充在开口79o内。在一些实施例中,在将糊料73'填充到开口79o中,将格网放置在光致抗蚀剂79上。格网具有对应于光致抗蚀剂的开口79o的多个开口。以此方式,可对格网(而非对光致抗蚀剂79)实施印刷过程以防止糊料73'的溶剂残留在光致抗蚀剂79上。在一些实施例中,糊料73'与图2C中所展示的糊料23'相同或相似。
参考图7C,实施回流过程以形成导电柱73。在一些实施例中,导电柱73可从光致抗蚀剂79的顶部表面突出。在回流过程之后,溶剂可能蒸发,且部分熔剂可能残留。在一些实施例中,可在回流过程之后将残留熔剂移除。在一些实施例中,导电柱73的成分类似于如图1B中所展示的导电柱13的成分。
参考图7D,将光致抗蚀剂79移除且将干膜78放置在导电柱73上以覆盖导电柱73的部分。隔离层74形成或安置在电子组件72的有源表面上以覆盖电子组件72的有源表面与侧表面以及未被干膜78覆盖的导电柱73的部分。在一些实施例中,隔离层74 包含例如有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或环氧基材料),无机材料(例如,硅、玻璃、陶瓷或石英),液体及/或干膜材料,或其组合。隔离层74 可通过成型技术(例如传递成型或压缩成型)形成或安置。
参考图7E,将干膜78从导电柱73移除以暴露导电柱73的部分。RDL 71形成或安置在隔离层74上且电连接到导电柱73的经暴露部分。在一些实施例中,RDL 71包含介电层71d及由介电层71d囊封或覆盖的导电层71m1、71m2(或金属层)。导电层71m1、 71m2通过导电互连件71v(例如,通孔)电连接。在一些实施例中,导电层71m1、71m2 是通过热喷涂技术(借以将熔融(或经加热)材料喷涂到表面上)形成或安置。在一些实施例中,RDL 71可根据数个不同实施例包含任何数目个介电层及导电层。例如,RDL 71可包含N个介电层及导电层,其中N为整数。导电层71m2从介电层71d暴露。接着将电子触点70b安置在导电层71m2的经暴露部分上以形成如图6中所展示的半导体封装装置6。在一些实施例中,图7A到7E中所说明的方法可被称作“先芯片”过程。
图8说明根据本公开的一些实施例的用于计算如图3A及3B中所展示的导电柱23与导电颗粒23b之间的关系的方法。如图8中所展示,导电柱23的顶部表面的半径由R 表示,导电柱60的高度由H表示,金属芯23b1的中心与第一导电层23b3的外表面之间的距离由为r表示且第一导电层23b3的外表面与第二导电层23b4之间的距离由t表示。
导电柱23的体积Vp为:
Vp=πR2×H 方程式(1)
一个导电颗粒23b的体积Vs为:
Vs=4π(r+t)3/3 方程式(2)
为将所有n个导电颗粒23b限制在导电柱23内,应满足以下条件:
n×4π(r+t)3/3≤πR2×H 方程式(3)
在计算之后,导电柱23与导电柱23b之间的关系可如下导出:
及1≤n≤(3HR2)/(4r3) 方程式(4)
假定约5微米(μm)≤R≤约50μm,约0.05μm≤r≤约5μm,约0.04μm≤t≤约10μm,t对r的比率(例如,t/r)是从约0.04到约110.0且金属芯23b1、阻挡层23b2 及第一导电层23b3的体积的和对第二导电层23b4的体积的比率为从约0.1到约200。在一些实施例中,1≤(3H(R×kf)2)/(4r3),其中约0.2<kf≤约1.2且约5μm≤R×kf≤约50μm,约0.05μm≤r≤约5μm。
图9A及9B说明根据本公开的一些实施例的不同类型的半导体封装装置。
如在图9A中所展示,将多个芯片90或裸片安置在正方形载体91上。在一些实施例中,载体91可包含有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或基于环氧树脂的材料)或无机材料(例如,硅、玻璃、陶瓷或石英)。
如在图9B中所展示,将多个芯片90或裸片安置在圆形载体92上。在一些实施例中,载体92可包含有机材料(例如,模塑料、BT、PI、PBO、阻焊剂、ABF、PP或基于环氧树脂的材料)或无机材料(例如,硅、玻璃、陶瓷或石英)。
如本文中所使用,术语“大约”、“基本上”、“基本”、及“约”被用于描述及考虑小变化。在结合事件或情形使用时,所述术语可是指其中确切地发生事件或情形的例子以及其中近似地发生事件或情形的例子。举例来说,当结合数值使用时,所述术语可是指小于或等于所述数值的±10%的变化范围,例如小于或等于±5%、小于或等于±4%、小于或等于±3%、小于或等于±2%、小于或等于±1%、小于或等于±0.5%、小于或等于±0.1%,或小于或等于±0.05%。举例来说,如果两个数值之间的差小于或等于所述值的平均值的±10%(例如小于或等于±5%、小于或等于±4%、小于或等于±3%、小于或等于±2%、小于或等于±1%、小于或等于±0.5%、小于或等于±0.1%,或小于或等于±0.05%),那么所述值可被认为“基本上”或“约”相同。举例来说,“基本上”平行可能是指小于或等于±10°的相对于0°的角度变化范围,诸如小于或等于±5°、小于或等于±4°、小于或等于±3°、小于或等于±2°、小于或等于±1°、小于或等于±0.5°、小于或等于±0.1°,或小于或等于±0.05°。举例来说,“基本上”垂直可能是指小于或等于±10°的相对于90°的角度变化范围,诸如小于或等于±5°、小于或等于±4°、小于或等于±3°、小于或等于±2°、小于或等于±1°、小于或等于±0.5°、小于或等于±0.1°,或小于或等于±0.05°。
如果两个表面之间的位移不大于5μm,不大于2μm,不大于1μm,或不大于0.5μm,那么两个表面可被认为共面或基本上共面。
如本文中所使用,术语“导电”、“导电”及“导电率”是指传输电流的能力。导电材料通常指示展现对电流流动的极少或零对抗的那些材料。导电性的一个度量为西门子 /米(S/m)。通常,导电材料为具有大于大约104S/m的导电率的材料,例如至少105S/m 或至少106S/m。材料的导电率有时可随温度变化。除非另有一规定,否则材料的导电性是在室温下进行测量。
如本文中所使用,除非上下文另有明确指示,否则单数术语“一(a)”、“一(an)”和“所述”可包含复数对象。在一些实施例的描述中,提供在另一组件的“上”或“上方”的组件可囊括其中后一组件直接在前一组件上(例如,物理接触)的状况,以及其中一或多个介入组件可位于前一组件与后一组件之间的状况。
虽然已参考本公开的特定实施例描述并说明本公开,但这些描述及说明并不限制本公开。所属领域的技术人员可清楚地理解,在不背离如随附权利要求书所界定的本公开的真实精神及范围的情况下,可做出各种改变且可在实施例内替代等效组件。说明可不必按比例绘制。由于制造过程中的变量等等,因此本公开中的精巧呈现与实际设备之间可存在差异。可存在本公开的未具体说明的其它实施例。说明书及图式应视为说明性而非限制性。可进行修改以使特定情况、材料、物质组合物、方法或过程适应本公开的目的、精神及范围。所有此些修改意欲属于随附的权利要求书的范围内。虽然已参考以特定次序执行的特定操作来描述本文中所揭示的方法,但可理解,可在不背离本公开的教示的情况下将这些操作组合、细分或重新排序以形成等效方法。因此,除非本文中特别指明,否则操作的次序及分组并非本公开的限制。

Claims (31)

1.一种导电颗粒,其包括:
金属芯;
阻挡层,其环绕所述金属芯;
第一导电层,其环绕所述阻挡层;以及
第二导电层,其环绕所述第一导电层。
2.根据权利要求1所述的导电颗粒,其中所述第二导电层的厚度(t)对所述金属芯的中心与所述第一导电层的外表面之间的距离(r1)的比率为从约0.04到约110。
3.根据权利要求2所述的导电颗粒,其中约0.05微米(μm)≤r1≤约5μm且约0.04μm≤t≤约10μm。
4.根据权利要求1所述的导电颗粒,其中所述金属芯、所述阻挡层及所述第一导电层的体积的和对所述第二导电层的体积的比率为从约0.1到约200。
5.根据权利要求1所述的导电颗粒,其中所述金属芯包括铜(Cu)、银(Ag)、金(Au)、铂(Pt)或其中的两个或多于两个的组合。
6.根据权利要求1所述的导电颗粒,其中所述阻挡层包括镍(Ni)、钛(Ti)、钨(W)或其中的两个或多于两个的组合。
7.根据权利要求1所述的导电颗粒,其中所述第一导电层包括Cu、Ag、Au、Pt,或其中的两个或多于两个的组合。
8.根据权利要求1所述的导电颗粒,其中所述第二导电层包括锡(Sn)、Ag,或其组合。
9.一种半导体装置封装,其包括:
载体;
第一电子组件,其在所述载体上方;及
导电元件,其在所述载体上且将所述第一电子组件电连接到所述载体,其中所述导电元件包括至少一个导电颗粒及覆盖所述导电颗粒的焊料材料,且所述导电颗粒包括金属芯、覆盖所述金属芯的阻挡层,以及覆盖所述阻挡层的金属层。
10.根据权利要求9所述的半导体装置封装,其中所述载体包括穿过所述载体的导电通孔,且所述导电通孔包括至少一个导电颗粒及覆盖所述导电颗粒的焊料材料。
11.根据权利要求9所述的半导体装置封装,其进一步包括重布层RDL,所述重布层RDL具有所述第一电子组件安置在其上的第一表面及与所述第一表面相对的第二表面,其中所述导电元件电连接到所述RDL的所述第二表面。
12.根据权利要求11所述的半导体装置封装,其进一步包括第二电子组件,所述第二电子组件安置在所述RDL的所述第二表面上,其中所述第二电子组件包括将所述第二电子组件电连接到所述RDL的电触点。
13.根据权利要求12所述的半导体装置封装,其中所述导电元件的熔点大于所述第二电子组件的所述电触点的熔点。
14.根据权利要求12所述的半导体装置封装,其进一步包括覆盖所述导电元件及所述第二电子组件的第一封装主体。
15.根据权利要求14所述的半导体装置封装,其进一步包括覆盖所述第一封装主体及所述第一电子组件的第二封装主体。
16.一种半导体装置封装,其包括:
载体,其具有第一表面且在所述载体的所述第一表面上包括导电垫;及
导电元件,其包括由焊料材料环绕的多个导电颗粒,所述导电元件安置在所述载体的所述导电垫上,其中所述导电元件的部分被所述导电垫覆盖。
17.根据权利要求16所述的半导体装置封装,其中所述导电颗粒中的每一个包括金属芯、覆盖所述金属芯的阻挡层及覆盖所述阻挡层的金属层。
18.根据权利要求17所述的半导体装置封装,其中由所述导电垫覆盖的所述导电元件的所述部分包括所述导电颗粒。
19.根据权利要求18所述的半导体装置封装,其中由所述导电垫覆盖的所述导电元件的所述部分包括所述焊料材料。
20.根据权利要求16所述的半导体装置封装,其中:
所述导电元件具有厚度(H)及半径(R);
所述导电颗粒中的每一个具有半径(r);且
1≤(3H(R×kf)2)/(4r3),其中约0.2<kf≤约1.2。
21.根据权利要求20所述的半导体装置封装,其中约5微米(μm)≤R×kf≤约50μm,约0.05μm≤r≤约5μm。
22.一种半导体装置封装,其包括:
电子组件;
导电元件,其在所述电子组件上,所述导电元件具有侧表面及在所述侧表面上的多个凹部;及
第一封装主体,其囊封所述导电元件且延伸到所述凹部中。
23.根据权利要求22所述的半导体装置封装,其中所述导电元件进一步包含至少一个金属颗粒及囊封所述金属颗粒的焊料材料,所述金属颗粒包含金属芯、在所述金属芯上的阻挡层以及在所述阻挡层上的下伏层。
24.根据权利要求22所述的半导体装置封装,其进一步包括电路层,所述电路层具有垫及在所述垫上的凹部,其中所述导电元件将所述电子组件连接到所述电路层的所述垫。
25.根据权利要求24所述的半导体装置封装,其中所述至少一个金属颗粒安置在所述凹部中。
26.根据权利要求22所述的半导体装置封装,其进一步包括:
电路层,其具有垫及在所述垫上的凹部;及
第二封装主体,其囊封所述电路层、所述电子组件及所述导电元件,
其中所述导电元件将所述电子组件连接到所述电路层的所述垫。
27.根据权利要求26所述的半导体装置封装,其中所述至少一个金属颗粒安置在所述凹部中。
28.根据权利要求22所述的半导体装置封装,其中所述第一封装主体界定容纳空间以容纳所述导电元件,且所述容纳空间的轮廓是由所述导电元件界定。
29.一种制造半导体装置封装的方法,其包括:
提供RDL;
将绝缘层安置在所述RDL上,所述绝缘层具有开口;及
通过将包含至少一个导电颗粒的糊料填充到所述开口中来安置导电元件,其中所述导电颗粒包含囊封金属芯的焊料层。
30.根据权利要求29所述的方法,其中所述导电颗粒在所述金属芯与所述焊料层之间进一步包括阻挡层及金属层,其中所述阻挡层覆盖所述金属芯,所述金属层覆盖所述阻挡层且所述焊料层覆盖所述金属层。
31.根据权利要求29所述的方法,其进一步包括:
将所述绝缘层移除;
提供隔离层以囊封所述导电元件且暴露所述导电元件的部分;及
将所述导电元件的所述经暴露部分连接到载体的导电垫。
CN201810182944.3A 2017-07-05 2018-03-06 半导体封装装置及其制造方法 Active CN109216309B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/642,005 2017-07-05
US15/642,005 US10224301B2 (en) 2017-07-05 2017-07-05 Semiconductor package device and method of manufacturing the same

Publications (2)

Publication Number Publication Date
CN109216309A true CN109216309A (zh) 2019-01-15
CN109216309B CN109216309B (zh) 2021-11-23

Family

ID=64903434

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810182944.3A Active CN109216309B (zh) 2017-07-05 2018-03-06 半导体封装装置及其制造方法

Country Status (2)

Country Link
US (1) US10224301B2 (zh)
CN (1) CN109216309B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109560055A (zh) * 2017-09-27 2019-04-02 日月光半导体制造股份有限公司 半导体封装装置及其制造方法

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017189224A1 (en) 2016-04-26 2017-11-02 Linear Technology Corporation Mechanically-compliant and electrically and thermally conductive leadframes for component-on-package circuits
US10566261B2 (en) 2017-11-15 2020-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated fan-out packages with embedded heat dissipation structure
US10741482B2 (en) * 2017-12-29 2020-08-11 Advanced Semiconductor Engineering, Inc. Semiconductor device package
US10497635B2 (en) 2018-03-27 2019-12-03 Linear Technology Holding Llc Stacked circuit package with molded base having laser drilled openings for upper package
US11410977B2 (en) 2018-11-13 2022-08-09 Analog Devices International Unlimited Company Electronic module for high power applications
CN111341750B (zh) * 2018-12-19 2024-03-01 奥特斯奥地利科技与系统技术有限公司 包括有导电基部结构的部件承载件及制造方法
US11145614B2 (en) * 2019-10-18 2021-10-12 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
US20210143072A1 (en) * 2019-11-12 2021-05-13 Advanced Semiconductor Engineering, Inc. Semiconductor device packages and methods of manufacturing the same
US11844178B2 (en) 2020-06-02 2023-12-12 Analog Devices International Unlimited Company Electronic component
US11728307B2 (en) * 2021-04-21 2023-08-15 Micron Technology, Inc. Semiconductor interconnect structures with conductive elements, and associated systems and methods

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103718285A (zh) * 2011-06-09 2014-04-09 德塞拉股份有限公司 应用导电颗粒的低应力tsv设计
US20160218021A1 (en) * 2015-01-27 2016-07-28 Advanced Semiconductor Engineering, Inc. Semiconductor package and method of manufacturing the same
US20160218019A1 (en) * 2009-10-14 2016-07-28 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4740657A (en) * 1986-02-14 1988-04-26 Hitachi, Chemical Company, Ltd Anisotropic-electroconductive adhesive composition, method for connecting circuits using the same, and connected circuit structure thus obtained
DE3822684A1 (de) * 1988-07-05 1990-01-11 Asea Brown Boveri Elektrischer leiter in draht- oder kabelform, bestehend aus einem ummantelten draht oder aus einem mehrfach-filmentleiter auf der basis eines keramischen hochtemperatur-supraleiters
US20020005247A1 (en) * 1999-02-08 2002-01-17 Teresita Ordonez Graham Electrically conductive paste materials and applications
JP3891133B2 (ja) * 2003-03-26 2007-03-14 セイコーエプソン株式会社 電子部品の製造方法および電子部品の実装方法
WO2011155032A1 (ja) * 2010-06-09 2011-12-15 トヨタ自動車株式会社 クラック特定装置と半導体装置
US20120267782A1 (en) * 2011-04-25 2012-10-25 Yung-Hsiang Chen Package-on-package semiconductor device
EP2874780B1 (en) * 2012-07-18 2019-05-15 Lumileds Holding B.V. Method of soldering an electronic component with a high lateral accuracy
US9756728B2 (en) * 2012-08-31 2017-09-05 Panasonic Intellectual Property Management Co., Ltd. Component-mounted structure
KR102053350B1 (ko) * 2013-06-13 2019-12-06 삼성전자주식회사 저유전율 절연층을 가진 반도체 소자를 형성하는 방법
EP3051598A4 (en) * 2013-09-26 2017-06-28 Dexerials Corporation Light emitting device, anisotropic conductive adhesive and method for manufacturing light emitting device
US9812625B2 (en) * 2014-02-18 2017-11-07 Nichia Corporation Light-emitting device having resin member with conductive particles
US9607964B2 (en) 2014-03-28 2017-03-28 Intel Corporation Method and materials for warpage thermal and interconnect solutions
US10224304B2 (en) * 2016-09-22 2019-03-05 Apple Inc. Conductive adhesive film structures

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160218019A1 (en) * 2009-10-14 2016-07-28 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
CN103718285A (zh) * 2011-06-09 2014-04-09 德塞拉股份有限公司 应用导电颗粒的低应力tsv设计
US20160218021A1 (en) * 2015-01-27 2016-07-28 Advanced Semiconductor Engineering, Inc. Semiconductor package and method of manufacturing the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109560055A (zh) * 2017-09-27 2019-04-02 日月光半导体制造股份有限公司 半导体封装装置及其制造方法
CN109560055B (zh) * 2017-09-27 2022-06-03 日月光半导体制造股份有限公司 半导体封装装置及其制造方法

Also Published As

Publication number Publication date
CN109216309B (zh) 2021-11-23
US10224301B2 (en) 2019-03-05
US20190013284A1 (en) 2019-01-10

Similar Documents

Publication Publication Date Title
CN109216309A (zh) 半导体封装装置及其制造方法
US6734534B1 (en) Microelectronic substrate with integrated devices
CN107799499A (zh) 半导体封装结构及其制造方法
TWI296910B (en) Substrate structure with capacitance component embedded therein and method for fabricating the same
US8945994B2 (en) Single layer coreless substrate
US10083902B2 (en) Semiconductor package structure and semiconductor process
CN108074907B (zh) 包含嵌入式组件的半导体衬底和制造所述半导体衬底的方法
US20160133562A1 (en) Semiconductor package including embedded components and method of making the same
CN108807297A (zh) 电子封装件及其制法
TWI471991B (zh) 半導體封裝
CN109671694A (zh) 半导体封装装置及其制造方法
CN107785334B (zh) 电子封装结构及其制法
CN113809059A (zh) 衬底结构和其形成方法以及半导体封装结构
TW201631701A (zh) 以聚合物部件爲主的互連體
CN108962871B (zh) 半导体装置封装
CN108962840A (zh) 电子封装件及其制法
CN107785277A (zh) 电子封装结构及其制法
CN109560055B (zh) 半导体封装装置及其制造方法
US9728507B2 (en) Cap chip and reroute layer for stacked microelectronic module
TWI485827B (zh) 具有細微間距之電氣互連部的半導體晶粒
CN107946282B (zh) 三维扇出型封装结构及其制造方法
CN109216310A (zh) 半导体封装装置及其制造方法
CN108447829A (zh) 封装结构及其制法
CN109399550B (zh) Mems装置封装及其制造方法
CN105321894B (zh) 半导体封装件及其制法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant