CN109155798B - 一种异步fifo电路及时延确定方法 - Google Patents

一种异步fifo电路及时延确定方法 Download PDF

Info

Publication number
CN109155798B
CN109155798B CN201680086087.6A CN201680086087A CN109155798B CN 109155798 B CN109155798 B CN 109155798B CN 201680086087 A CN201680086087 A CN 201680086087A CN 109155798 B CN109155798 B CN 109155798B
Authority
CN
China
Prior art keywords
address
read
write
circuit
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680086087.6A
Other languages
English (en)
Chinese (zh)
Other versions
CN109155798A (zh
Inventor
夏山春
张志伟
陈默
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN109155798A publication Critical patent/CN109155798A/zh
Application granted granted Critical
Publication of CN109155798B publication Critical patent/CN109155798B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00Network arrangements, protocols or services for addressing or naming
CN201680086087.6A 2016-05-27 2016-05-27 一种异步fifo电路及时延确定方法 Active CN109155798B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/083616 WO2017201727A1 (fr) 2016-05-27 2016-05-27 Circuit fifo asynchrone et procédé de détermination de retard

Publications (2)

Publication Number Publication Date
CN109155798A CN109155798A (zh) 2019-01-04
CN109155798B true CN109155798B (zh) 2020-08-25

Family

ID=60411992

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680086087.6A Active CN109155798B (zh) 2016-05-27 2016-05-27 一种异步fifo电路及时延确定方法

Country Status (2)

Country Link
CN (1) CN109155798B (fr)
WO (1) WO2017201727A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230131965A (ko) * 2019-05-05 2023-09-14 양쯔 메모리 테크놀로지스 씨오., 엘티디. 정밀한 듀티 사이클 제어를 구현하는 더블 데이터 레이트 회로 및 데이터 생성 방법

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101267459A (zh) * 2008-04-23 2008-09-17 北京中星微电子有限公司 数据输出方法及数据缓存器
US7940667B1 (en) * 2006-09-13 2011-05-10 Pmc-Sierra Us, Inc. Delay measurements and calibration methods and apparatus for distributed wireless systems
CN102714854A (zh) * 2012-03-26 2012-10-03 华为技术有限公司 时延调整方法和数据转换器
CN103677732A (zh) * 2012-09-03 2014-03-26 上海贝尔股份有限公司 Fifo装置及其方法
CN105320490A (zh) * 2014-07-31 2016-02-10 德克萨斯仪器股份有限公司 用于异步fifo电路的方法和设备

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101692346B (zh) * 2009-06-19 2013-06-26 无锡中星微电子有限公司 一种存储器数据采样装置及一种采样控制器
CN103490855B (zh) * 2013-09-09 2017-03-08 华为技术有限公司 传输信息的方法和装置
CN105094743A (zh) * 2014-05-23 2015-11-25 深圳市中兴微电子技术有限公司 一种先进先出数据缓存器及其进行时延控制的方法
US9824058B2 (en) * 2014-11-14 2017-11-21 Cavium, Inc. Bypass FIFO for multiple virtual channels

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7940667B1 (en) * 2006-09-13 2011-05-10 Pmc-Sierra Us, Inc. Delay measurements and calibration methods and apparatus for distributed wireless systems
CN101267459A (zh) * 2008-04-23 2008-09-17 北京中星微电子有限公司 数据输出方法及数据缓存器
CN102714854A (zh) * 2012-03-26 2012-10-03 华为技术有限公司 时延调整方法和数据转换器
CN103677732A (zh) * 2012-09-03 2014-03-26 上海贝尔股份有限公司 Fifo装置及其方法
CN105320490A (zh) * 2014-07-31 2016-02-10 德克萨斯仪器股份有限公司 用于异步fifo电路的方法和设备

Also Published As

Publication number Publication date
CN109155798A (zh) 2019-01-04
WO2017201727A1 (fr) 2017-11-30

Similar Documents

Publication Publication Date Title
US6646953B1 (en) Single-clock, strobeless signaling system
US7702945B2 (en) Semiconductor device and communication control method
US10347347B1 (en) Link training mechanism by controlling delay in data path
KR100533915B1 (ko) 클럭 신호의 연속성을 보장하는 클럭 신호 선택 장치 및방법
US7283601B2 (en) Timing signal generating system and receiving circuit for transmitting signals at high speed with less circuitry
CN108919707B (zh) 一种64通道高精度数据采集系统
CN110768664B (zh) 数据采样方法和装置
CN109155798B (zh) 一种异步fifo电路及时延确定方法
KR100649881B1 (ko) 클락 신호들을 동기시키기 위한 반도체 장치 및 클락신호들을 동기시키는 방법
CN107395198B (zh) 一种时钟数据恢复装置和方法
US9684332B2 (en) Timing control circuit
JP5221609B2 (ja) Dllを共用してサンプリング位相設定を行うホストコントローラ
US6597627B2 (en) Clock switching circuitry for avoiding conflict of data handling occuring in a memory
US6760803B1 (en) Aligning and offsetting bus signals
CN113204514B (zh) 一种提高芯片的spi接口频率的方法
KR20090050378A (ko) 메모리 컨트롤러
CN111262583B (zh) 亚稳态检测装置和方法、adc电路
CN115705876A (zh) 一种延迟校准电路、存储器和时钟信号校准方法
US20060222131A1 (en) Method for sampling reverse data and a reverse data sampling circuit for performing the same
KR20210088807A (ko) 전자 장치 및 전자 장치의 동작 방법
JP2011010178A (ja) 通信装置
US11018677B1 (en) Transmission enable signal generation circuit and integrated circuit
WO2019125265A1 (fr) Procédé, système et programme informatique pour synchroniser des flux de données avec un retard inconnu
JP2020046800A (ja) 半導体装置
JPH03171945A (ja) ディジタルシステム

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant