CN108538793B - 半导体功率模块及电力变换装置 - Google Patents

半导体功率模块及电力变换装置 Download PDF

Info

Publication number
CN108538793B
CN108538793B CN201810176053.7A CN201810176053A CN108538793B CN 108538793 B CN108538793 B CN 108538793B CN 201810176053 A CN201810176053 A CN 201810176053A CN 108538793 B CN108538793 B CN 108538793B
Authority
CN
China
Prior art keywords
substrate electrode
substrate
semiconductor
power module
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810176053.7A
Other languages
English (en)
Other versions
CN108538793A (zh
Inventor
久我正一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of CN108538793A publication Critical patent/CN108538793A/zh
Application granted granted Critical
Publication of CN108538793B publication Critical patent/CN108538793B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/06Containers; Seals characterised by the material of the container or its electrical properties
    • H01L23/08Containers; Seals characterised by the material of the container or its electrical properties the material being an electrical insulator, e.g. glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H01L21/481Insulating layers on insulating parts, with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135Double encapsulation or coating and encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/003Constructional details, e.g. physical layout, assembly, wiring or busbar connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1511Structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P27/00Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
    • H02P27/04Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
    • H02P27/06Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
    • H02P27/08Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Inverter Devices (AREA)

Abstract

本发明得到能够使相对于耐压的可靠性提高的半导体功率模块及电力变换装置。在绝缘基板(1)的上表面形成有凹部(2)。基板电极(3)埋入至凹部(2)。半导体元件(5)形成于基板电极(3)之上。绝缘树脂(7)覆盖基板电极(3)的上端部。

Description

半导体功率模块及电力变换装置
技术领域
本发明涉及半导体功率模块及电力变换装置。
背景技术
半导体功率模块在高电压下,长期间连续地进行电流的接通、断开,因此要求高可靠性。为了使相对于耐压的可靠性提高,通过由绝缘树脂覆盖基板电极而抑制了电流泄露。例如,在陶瓷绝缘基板之上的基板电极表面,较薄地涂敷聚酰亚胺类或聚酰胺酰亚胺类的绝缘树脂而使其硬化,使相对于耐压的可靠性提高(例如,参照专利文献 1)。
专利文献1:日本特开2006-32617号公报
使用浇注法涂敷厚度为5μm~100μm的绝缘树脂,但由于涂敷后的树脂的表面张力或使树脂硬化时的体积收缩,所以基板电极的上端部不由绝缘树脂覆盖。因此,存在下述问题,即,在基板电极间电流泄露而在基板电极的上端部发生异常放电,基板电极被破坏。
发明内容
本发明就是为了解决上述课题而提出的,其目的在于,得到能够使相对于耐压的可靠性提高的半导体功率模块及电力变换装置。
本发明涉及的半导体功率模块的特征在于,具有:绝缘基板,其在上表面形成有凹部;基板电极,其埋入至所述凹部;半导体元件,其接合于所述基板电极之上;以及绝缘树脂,其覆盖所述基板电极的上端部。
发明的效果
在本发明中,基板电极埋入至绝缘基板的凹部。由此,在绝缘基板与基板电极之间不形成台阶,因此能够在基板电极的表面均匀地形成绝缘树脂而通过绝缘树脂可靠地覆盖基板电极的上端部。因此,能够使相对于耐压的可靠性提高。
附图说明
图1是表示本发明的实施方式1涉及的半导体功率模块的剖视图。
图2是将本发明的实施方式1涉及的绝缘基板和基板电极放大的剖视图。
图3是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。
图4是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。
图5是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。
图6是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。
图7是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。
图8是表示对比例涉及的半导体功率模块的剖视图。
图9是将图8的被虚线包围的部分放大的剖视图。
图10是表示本发明的实施方式2涉及的半导体功率模块的剖视图。
图11是将本发明的实施方式2涉及的绝缘基板和基板电极放大的剖视图。
图12是表示本发明的实施方式2涉及的半导体功率模块的制造方法的剖视图。
图13是表示本发明的实施方式2涉及的半导体功率模块的制造方法的剖视图。
图14是表示本发明的实施方式2涉及的半导体功率模块的制造方法的剖视图。
图15是表示应用了本发明的实施方式3涉及的电力变换装置而成的电力变换系统的结构的框图。
标号的说明
1绝缘基板、2凹部、3基板电极、5半导体元件、7绝缘树脂、100电源、200电力变换装置、201主变换电路、202半导体功率模块、203控制电路、300负载
具体实施方式
参照附图,对本发明的实施方式涉及的半导体功率模块及电力变换装置进行说明。对相同或对应的结构要素标注相同的标号,有时省略重复的说明。
实施方式1.
图1是表示本发明的实施方式1涉及的半导体功率模块的剖视图。在陶瓷等的绝缘基板1的上表面形成有凹部2。基板电极3隔着焊料4埋入至凹部2。图2是将本发明的实施方式1涉及的绝缘基板和基板电极放大的剖视图。基板电极3的厚度h是200μm~800μm,小于或等于凹部2的深度d。
半导体元件5经由焊料6接合于基板电极3之上。厚度为5μm~ 100μm的聚酰亚胺类或聚酰胺酰亚胺类的绝缘树脂7覆盖基板电极3 的上端部。在半导体元件5的上表面连接有用于施加电压的导线配线 8。硅凝胶9覆盖基板电极3及半导体元件5。
接下来,对本实施方式涉及的半导体功率模块的制造方法进行说明。图3~图7是表示本发明的实施方式1涉及的半导体功率模块的制造方法的剖视图。首先,如图3所示,在绝缘基板1的上表面形成凹部2。接下来,如图4所示,在凹部2的底面形成焊料4。
接下来,如图5所示,使用焊料4将铝箔板、铜箔板或这些金属的膏状物等导电性的金属与凹部2高温接合,形成基板电极3。此外,也可以取代焊料4而使用钎料,也可以通过溅射形成基板电极3。
接下来,如图6所示,以覆盖基板电极3的上端部的方式通过浇注法较薄地涂敷绝缘树脂7而使其硬化。接下来,如图7所示,在基板电极3的上表面经由焊料6将半导体元件5接合。之后,实施向半导体元件5的导线连接等。
接下来,与对比例进行比较而对本实施方式的效果进行说明。图8是表示对比例涉及的半导体功率模块的剖视图。图9是将图8 的被虚线包围的部分放大的剖视图。在对比例中,在绝缘基板1的上表面没有形成凹部2,在平坦的上表面形成有基板电极3。因此,在绝缘基板1与基板电极3之间存在高的台阶。由于涂敷后的绝缘树脂 7的表面张力或使绝缘树脂7硬化时的体积收缩,所以基板电极3的上端部不由绝缘树脂7覆盖。因此,在基板电极3间电流泄漏而在基板电极3的上端部发生异常放电,基板电极3被破坏。
与此相对,在本实施方式中,基板电极3埋入至绝缘基板1的凹部2,基板电极3的上表面的高度小于或等于绝缘基板1的上表面的高度。由此,在绝缘基板1与基板电极3之间不形成台阶,因此能够在基板电极3的表面均匀地形成绝缘树脂7而可靠地通过绝缘树脂 7覆盖基板电极3的上端部。因此,在基板电极3间电流没有泄露,在基板电极3的上端部不发生异常放电,因此能够使相对于耐压的可靠性提高。另外,绝缘性提高,从而能够将基板电极3间的距离设计得短,因此能够将模块小型化。由于模块的小型化,模块的冷却性能变高,电力损耗变少,性能提高。
实施方式2.
图10是表示本发明的实施方式2涉及的半导体功率模块的剖视图。图11是将本发明的实施方式2涉及的绝缘基板和基板电极放大的剖视图。与实施方式1不同,基板电极3的宽度w2小于凹部2的宽度w1。绝缘树脂7覆盖基板电极3的上端部及侧面。绝缘树脂7 的厚度小于(w1-w2)/2。其他的结构与实施方式1相同。
接下来,对本实施方式涉及的半导体功率模块的制造方法进行说明。图12~图14是表示本发明的实施方式2涉及的半导体功率模块的制造方法的剖视图。首先,与实施方式1同样地实施图3及图4 的工序。接下来,如图12所示,在凹部2内形成宽度比凹部2窄的基板电极3。接下来,如图13所示,以覆盖基板电极3的上端部及侧面的方式通过浇注法较薄地涂敷绝缘树脂7而使其硬化。接下来,如图14所示,在基板电极3的上表面经由焊料6将半导体元件5接合。之后的工序与实施方式1相同。
在本实施方式中,绝缘树脂7不仅覆盖基板电极3的上端部,还覆盖侧面。由此,能够相对于基板电极3的侧面抑制横向的泄漏电流,横向的绝缘耐压提高,因此设备的可靠性进一步提高。
此外,半导体元件5不限定于由硅形成,也可以由与硅相比带隙大的宽带隙半导体形成。宽带隙半导体例如是碳化硅、氮化镓类材料或金刚石。由这样的宽带隙半导体形成的半导体元件的耐电压性和容许电流密度高,因此能够小型化。通过使用该小型化的半导体元件,从而组装有该半导体元件的半导体功率模块也能够小型化、高集成化。另外,半导体元件的耐热性高,因此能够使散热器的散热鳍片小型化,能够使水冷部空冷化,因此能够将半导体功率模块进一步小型化。另外,半导体元件的电力损耗低、效率高,因此能够将半导体功率模块高效率化。
实施方式3.
本实施方式是将上述的实施方式1或2涉及的半导体功率模块应用于电力变换装置。本发明不限定于特定的电力变换装置,下面,作为实施方式3对将本发明应用于三相逆变器的情况进行说明。
图15是表示应用了本发明的实施方式3涉及的电力变换装置而成的电力变换系统的结构的框图。电力变换系统具有电源100、电力变换装置200、负载300。电源100是直流电源,将直流电力供给至电力变换装置200。电源100能够由各种系统构成,例如,能够由直流系统、太阳能电池、蓄电池构成,也可以由与交流系统连接的整流电路、AC/DC转换器构成。另外,也可以通过将从直流系统输出的直流电力变换为规定的电力的DC/DC转换器而构成电源100。
电力变换装置200是连接于电源100与负载300之间的三相逆变器,将从电源100供给的直流电力变换为交流电力,将交流电力供给至负载300。电力变换装置200具有:主变换电路201,其将直流电力变换为交流电力而输出;以及控制电路203,其将对主变换电路 201进行控制的控制信号输出至主变换电路201。
负载300是由从电力变换装置200供给的交流电力驱动的三相电动机。此外,负载300不限定于特定的用途,是搭载于各种电气设备的电动机,例如用作混合动力汽车、电动汽车、铁道车辆、电梯或面向空调的电动机。
下面,对电力变换装置200的详情进行说明。主变换电路201 具有开关元件和续流二极管(未图示),通过使开关元件进行通断,从而将从电源100供给的直流电力变换为交流电力,供给至负载300。作为主变换电路201的具体的电路结构,具有各种各样的结构,本实施方式涉及的主变换电路201是2电平的三相全桥电路,能够由6 个开关元件和与各个开关元件反向并联的6个续流二极管构成。主变换电路201的各开关元件和各续流二极管是通过相当于上述实施方式1或2的半导体功率模块202而构成的。6个开关元件两个两个地串联连接而构成上下桥臂,各上下桥臂构成全桥电路的各相(U相、 V相、W相)。并且,各上下桥臂的输出端子即主变换电路201的3 个输出端子与负载300连接。
另外,主变换电路201具有对各开关元件进行驱动的驱动电路 (未图示),但驱动电路也可以内置于半导体功率模块202,还可以与半导体功率模块202分体地设置驱动电路。驱动电路生成对主变换电路201的开关元件进行驱动的驱动信号,供给至主变换电路201 的开关元件的控制电极。具体地说,按照来自后述的控制电路203 的控制信号,将使开关元件成为接通状态的驱动信号和使开关元件成为断开状态的驱动信号输出至各开关元件的控制电极。在将开关元件维持为接通状态的情况下,驱动信号是大于或等于开关元件的阈值电压的电压信号(接通信号),在将开关元件维持为断开状态的情况下,驱动信号成为小于或等于开关元件的阈值电压的电压信号(断开信号)。
控制电路203以将所希望的电力供给至负载300的方式对主变换电路201的开关元件进行控制。具体地说,基于应供给至负载300 的电力,对主变换电路201的各开关元件应成为接通状态的时间(接通时间)进行计算。例如,能够通过与应输出的电压对应地对开关元件的接通时间进行调制的PWM控制,对主变换电路201进行控制。并且,以在各时刻将接通信号输出至应成为接通状态的开关元件,将断开信号输出至应成为断开状态的开关元件的方式,向主变换电路 201具有的驱动电路输出控制指令(控制信号)。驱动电路按照该控制信号,将接通信号或断开信号作为驱动信号而输出至各开关元件的控制电极。
在本实施方式涉及的电力变换装置中,作为主变换电路201的开关元件和续流二极管应用了实施方式1或2涉及的半导体功率模块,因此能够使相对于耐压的可靠性提高。
在本实施方式中,说明了将本发明应用于2电平的三相逆变器的例子,但本发明不限定于此,能够应用于各种电力变换装置。在本实施方式中,设为2电平的电力变换装置,但也可以是3电平或多电平的电力变换装置,在将电力供给至单相负载的情况下,也可以将本发明应用于单相的逆变器。另外,在将电力供给至直流负载等的情况下,也能够将本发明应用于DC/DC转换器或AC/DC转换器。
另外,应用了本发明的电力变换装置不限定于上述的负载是电动机的情况,例如,也能够用作放电加工机、激光加工机、感应加热烹饪器或非接触器供电系统的电源装置,还能够用作太阳能发电系统或蓄电系统等的功率调节器。

Claims (4)

1.一种半导体功率模块,其特征在于,具有:
绝缘基板,其在上表面形成有凹部;
基板电极,其埋入至所述凹部,通过焊料或钎料而接合于所述凹部的底面;
半导体元件,其接合于所述基板电极之上;以及
绝缘树脂,其覆盖所述基板电极的上端部,没有覆盖所述基板电极的上表面的与所述上端部更靠内侧的区域以及所述半导体元件。
2.根据权利要求1所述的半导体功率模块,其特征在于,
所述基板电极的上表面的高度小于或等于所述绝缘基板的所述上表面的高度。
3.一种半导体功率模块,其特征在于,具有:
绝缘基板,其在上表面形成有凹部;
基板电极,其埋入至所述凹部;
半导体元件,其接合于所述基板电极之上;以及
绝缘树脂,其覆盖所述基板电极的上端部,没有覆盖所述基板电极的上表面的与所述上端部更靠内侧的区域以及所述半导体元件,
所述基板电极的宽度小于所述凹部的宽度,
所述绝缘树脂也覆盖所述基板电极的侧面。
4.一种电力变换装置,其特征在于,具有:
主变换电路,其具有权利要求1至3中任一项所述的半导体功率模块,该主变换电路对向该主变换电路输入的电力进行变换而输出;以及
控制电路,其将对所述主变换电路进行控制的控制信号输出至所述主变换电路。
CN201810176053.7A 2017-03-02 2018-03-02 半导体功率模块及电力变换装置 Active CN108538793B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017-039396 2017-03-02
JP2017039396A JP6743728B2 (ja) 2017-03-02 2017-03-02 半導体パワーモジュール及び電力変換装置

Publications (2)

Publication Number Publication Date
CN108538793A CN108538793A (zh) 2018-09-14
CN108538793B true CN108538793B (zh) 2022-01-07

Family

ID=63171133

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810176053.7A Active CN108538793B (zh) 2017-03-02 2018-03-02 半导体功率模块及电力变换装置

Country Status (4)

Country Link
US (1) US10468314B2 (zh)
JP (1) JP6743728B2 (zh)
CN (1) CN108538793B (zh)
DE (1) DE102017221961B4 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7045978B2 (ja) 2018-12-07 2022-04-01 三菱電機株式会社 半導体装置および電力変換装置
JP7034105B2 (ja) * 2019-01-18 2022-03-11 三菱電機株式会社 電力用半導体装置の製造方法、電力用半導体装置および電力変換装置
US10796998B1 (en) * 2019-04-10 2020-10-06 Gan Systems Inc. Embedded packaging for high voltage, high temperature operation of power semiconductor devices
US11342248B2 (en) 2020-07-14 2022-05-24 Gan Systems Inc. Embedded die packaging for power semiconductor devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102376664A (zh) * 2010-08-09 2012-03-14 三菱电机株式会社 半导体装置、半导体电路基板以及半导体电路基板的制造方法
US20140036461A1 (en) * 2010-11-03 2014-02-06 3M Innovative Properties Company Flexible led device for thermal management and method of making
US20160218050A1 (en) * 2013-10-07 2016-07-28 Rohm Co., Ltd. Power module and fabrication method for the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5710748U (zh) 1980-06-18 1982-01-20
JP2748895B2 (ja) 1995-08-11 1998-05-13 日本電気株式会社 印刷配線板の製造方法
JP2001057409A (ja) * 1999-08-17 2001-02-27 Hitachi Ltd 半導体装置
JP4319591B2 (ja) 2004-07-15 2009-08-26 株式会社日立製作所 半導体パワーモジュール
JP2006041029A (ja) * 2004-07-23 2006-02-09 Shinko Electric Ind Co Ltd 配線基板及びその製造方法ならびに電子装置
JP5280014B2 (ja) * 2007-04-27 2013-09-04 ラピスセミコンダクタ株式会社 半導体装置及びその製造方法
TWI426206B (zh) * 2008-12-25 2014-02-11 Au Optronics Corp 發光二極體裝置
TW201103170A (en) * 2009-07-08 2011-01-16 Paragon Sc Lighting Tech Co LED package structure with concave area for positioning heat-conducting substance and method for manufacturing the same
WO2013054408A1 (ja) 2011-10-12 2013-04-18 日本碍子株式会社 大容量モジュールの周辺回路用の回路基板、及び当該回路基板を用いる周辺回路を含む大容量モジュール
JP2013161951A (ja) 2012-02-06 2013-08-19 Fujikura Ltd 配線板及びその製造方法
JP6333693B2 (ja) * 2014-09-30 2018-05-30 ルネサスエレクトロニクス株式会社 半導体装置
JP6453625B2 (ja) * 2014-11-27 2019-01-16 新光電気工業株式会社 配線基板及びその製造方法と電子部品装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102376664A (zh) * 2010-08-09 2012-03-14 三菱电机株式会社 半导体装置、半导体电路基板以及半导体电路基板的制造方法
US20140036461A1 (en) * 2010-11-03 2014-02-06 3M Innovative Properties Company Flexible led device for thermal management and method of making
US20160218050A1 (en) * 2013-10-07 2016-07-28 Rohm Co., Ltd. Power module and fabrication method for the same

Also Published As

Publication number Publication date
DE102017221961A1 (de) 2018-09-06
JP6743728B2 (ja) 2020-08-19
JP2018147958A (ja) 2018-09-20
DE102017221961B4 (de) 2023-12-21
US20180254228A1 (en) 2018-09-06
US10468314B2 (en) 2019-11-05
CN108538793A (zh) 2018-09-14

Similar Documents

Publication Publication Date Title
CN109727960B (zh) 半导体模块、其制造方法以及电力变换装置
CN108538793B (zh) 半导体功率模块及电力变换装置
US11322432B2 (en) Semiconductor module and power conversion apparatus
JP2018125494A (ja) 半導体装置及び電力変換装置
CN109860159B (zh) 半导体模块、其制造方法以及电力变换装置
CN111211060B (zh) 半导体装置、电力变换装置及半导体装置的制造方法
JP7091878B2 (ja) パワーモジュール、電力変換装置、及びパワーモジュールの製造方法
CN111052325B (zh) 半导体模块以及电力转换装置
CN111293087B (zh) 半导体装置以及电力变换装置
US11908822B2 (en) Power semiconductor module and power conversion apparatus
US20230268239A1 (en) Semiconductor device, power converter, and moving vehicle
US11887904B2 (en) Integrally bonded semiconductor device and power converter including the same
CN111602232A (zh) 半导体装置、半导体装置的制造方法及电力转换装置
CN111448653B (zh) 半导体装置及电力转换装置
CN116344522A (zh) 半导体装置以及电力变换装置
CN114762110A (zh) 半导体模块、电力变换装置及移动体
CN116314063A (zh) 半导体装置及电力变换装置
CN117673017A (zh) 半导体装置、半导体装置的制造方法及电力变换装置
CN116601764A (zh) 半导体装置、电力变换装置及移动体

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant