CN108464061A - 元件内置基板及元件内置基板的制造方法 - Google Patents
元件内置基板及元件内置基板的制造方法 Download PDFInfo
- Publication number
- CN108464061A CN108464061A CN201680075962.0A CN201680075962A CN108464061A CN 108464061 A CN108464061 A CN 108464061A CN 201680075962 A CN201680075962 A CN 201680075962A CN 108464061 A CN108464061 A CN 108464061A
- Authority
- CN
- China
- Prior art keywords
- interconnecting piece
- bronze medal
- copper tip
- mentioned
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims description 110
- 238000004519 manufacturing process Methods 0.000 title claims description 53
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 244
- 229910052802 copper Inorganic materials 0.000 claims abstract description 229
- 239000010949 copper Substances 0.000 claims abstract description 229
- 229910000906 Bronze Inorganic materials 0.000 claims abstract description 132
- 239000010974 bronze Substances 0.000 claims abstract description 132
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 claims abstract description 132
- 229920005989 resin Polymers 0.000 claims abstract description 21
- 239000011347 resin Substances 0.000 claims abstract description 21
- 239000000463 material Substances 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 claims description 88
- 230000015572 biosynthetic process Effects 0.000 claims description 58
- 230000007261 regionalization Effects 0.000 claims description 15
- 238000009413 insulation Methods 0.000 claims description 5
- 230000005611 electricity Effects 0.000 claims description 3
- 239000011889 copper foil Substances 0.000 description 15
- 239000007767 bonding agent Substances 0.000 description 12
- 239000011159 matrix material Substances 0.000 description 7
- 239000004020 conductor Substances 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 238000007747 plating Methods 0.000 description 4
- 238000004080 punching Methods 0.000 description 4
- 229910001220 stainless steel Inorganic materials 0.000 description 4
- 239000010935 stainless steel Substances 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 3
- 238000003475 lamination Methods 0.000 description 3
- 239000004411 aluminium Substances 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 239000005416 organic matter Substances 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 208000029152 Small face Diseases 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229920006332 epoxy adhesive Polymers 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000004807 localization Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000001556 precipitation Methods 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0263—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4697—Manufacturing multilayer circuits having cavities, e.g. for mounting components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2016/050745 WO2017122284A1 (ja) | 2016-01-12 | 2016-01-12 | 部品内蔵基板及び部品内蔵基板の製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN108464061A true CN108464061A (zh) | 2018-08-28 |
Family
ID=59311209
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201680075962.0A Pending CN108464061A (zh) | 2016-01-12 | 2016-01-12 | 元件内置基板及元件内置基板的制造方法 |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JP6839099B2 (ja) |
| KR (1) | KR20180103859A (ja) |
| CN (1) | CN108464061A (ja) |
| TW (1) | TW201725946A (ja) |
| WO (1) | WO2017122284A1 (ja) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPWO2014162478A1 (ja) * | 2013-04-01 | 2017-02-16 | 株式会社メイコー | 部品内蔵基板及びその製造方法 |
| JP2015015349A (ja) * | 2013-07-04 | 2015-01-22 | 株式会社ジェイテクト | 半導体装置 |
-
2016
- 2016-01-12 CN CN201680075962.0A patent/CN108464061A/zh active Pending
- 2016-01-12 KR KR1020187018394A patent/KR20180103859A/ko unknown
- 2016-01-12 WO PCT/JP2016/050745 patent/WO2017122284A1/ja active Application Filing
- 2016-01-12 JP JP2017561097A patent/JP6839099B2/ja active Active
- 2016-11-14 TW TW105137089A patent/TW201725946A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| KR20180103859A (ko) | 2018-09-19 |
| JPWO2017122284A1 (ja) | 2018-11-01 |
| JP6839099B2 (ja) | 2021-03-03 |
| TW201725946A (zh) | 2017-07-16 |
| WO2017122284A1 (ja) | 2017-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106332474B (zh) | 刚性柔性基板及其制造方法 | |
| US9257217B2 (en) | Inductor element, method for manufacturing inductor element, and wiring board | |
| US20090314522A1 (en) | Printed Circuit Board With Additional Functional Elements, Method of Production and Use | |
| JP2008277750A (ja) | 電子素子内蔵印刷回路基板の製造方法 | |
| JP6139653B2 (ja) | 部品内蔵樹脂多層基板 | |
| CN105210462B (zh) | 元器件内置基板的制造方法及元器件内置基板 | |
| US20180332714A1 (en) | Printed circuit board and method of fabricating the same | |
| CN110933850A (zh) | 一种高散热双面夹芯铜基印制电路板的制作方法 | |
| CN103871996A (zh) | 封装结构及其制作方法 | |
| KR20130079130A (ko) | 적응적 패터닝을 통한 저 손실 상호접속부와의 이종 칩 집적 | |
| TWI710300B (zh) | 電路板及其製作方法 | |
| US20120160549A1 (en) | Printed circuit board having embedded electronic component and method of manufacturing the same | |
| CN108464061A (zh) | 元件内置基板及元件内置基板的制造方法 | |
| TW201138582A (en) | Substrate with built-in components, multilayer substrate using the same, and manufacturing method of substrate with built-in components | |
| US20130322034A1 (en) | Method of Manufacturing a Surface Mounted Device and Corresponding Surface Mounted Device | |
| US20180005935A1 (en) | Printed circuit board element and method for producing a printed circuit board element | |
| CN104640382B (zh) | 复合基板和刚性基板 | |
| CN110708864B (zh) | 一种含有散热介质的印制电路板及其制备方法 | |
| KR20110028330A (ko) | 배선 기판 및 그 제조 방법 | |
| CN105230139A (zh) | 元器件内置基板及其制造方法 | |
| TW202002729A (zh) | 構件內置基板以及構件內置基板的製造方法 | |
| JP2004259904A (ja) | 電子回路装置の回路基板およびその製造方法 | |
| WO2017103998A1 (ja) | 部品内蔵基板、及び部品内蔵基板の製造方法 | |
| KR20200096285A (ko) | 전력 부품과 회로 캐리어의 금속 층 간의 열 전도성 연결부 형성 방법 | |
| JP2005340476A (ja) | 多層プリント配線基板 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20180828 |