CN108231729B - 一种封装基板、芯片封装体及芯片堆叠封装方法 - Google Patents

一种封装基板、芯片封装体及芯片堆叠封装方法 Download PDF

Info

Publication number
CN108231729B
CN108231729B CN201711498438.7A CN201711498438A CN108231729B CN 108231729 B CN108231729 B CN 108231729B CN 201711498438 A CN201711498438 A CN 201711498438A CN 108231729 B CN108231729 B CN 108231729B
Authority
CN
China
Prior art keywords
chip
substrate
packaging
package
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201711498438.7A
Other languages
English (en)
Other versions
CN108231729A (zh
Inventor
束方沛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nantong Fujitsu Microelectronics Co Ltd
Original Assignee
Nantong Fujitsu Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nantong Fujitsu Microelectronics Co Ltd filed Critical Nantong Fujitsu Microelectronics Co Ltd
Priority to CN201711498438.7A priority Critical patent/CN108231729B/zh
Publication of CN108231729A publication Critical patent/CN108231729A/zh
Application granted granted Critical
Publication of CN108231729B publication Critical patent/CN108231729B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49894—Materials of the insulating layers or coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

本申请公开了一种封装基板、芯片封装体及芯片堆叠封装方法，涉及芯片封装技术领域。该方法包括：提供第一封装基板，其中，第一封装基板包括至少一个连接柱，连接柱除上表面外设置有树脂保护层；将至少一个芯片倒装于第一封装基板上，并进行焊接互连，形成第一芯片封装体；提供第二芯片封装体，将第一芯片封装体与第二芯片封装体进行堆叠封装，第一芯片封装体通过连接柱与第二芯片封装体形成电连接。通过上述方式，本申请能够制得稳定性和良品率较高的芯片封装体。

Description

一种封装基板、芯片封装体及芯片堆叠封装方法
技术领域
本申请涉及芯片封装技术领域，特别是涉及一种封装基板、芯片封装体及芯片堆叠封装方法。
背景技术
随着集成电路集成度的增加，对于芯片的封装密度要求也越来越高，因此，叠层芯片封装逐渐成为技术发展的主流。现有成熟的三维集成技术主要为堆叠封装(Package onPackage，PoP)，在PoP封装中，上、下封装体通常以焊球作为互联结构实现上、下封装体的导通。
请结合参阅图1和图2，图1是现有技术中PoP封装体的侧面结构示意图，图2是现有技术中PoP封装体的俯视结构示意图。现有的PoP封装工艺一般是先在下封装体11的封装基板111上植焊球112，然后再用塑封材料113对下封装体11进行整体塑封，塑封后再激光穿孔将焊球112露出，以使焊球112能够与上层封装体12电连接。
本申请的发明人在长期的研发过程中，发现现有工艺不仅复杂，工艺要求高，还存在一定的不足，如植球后共面性较差对后端制程良率影响较大；塑封后激光穿孔有打不透的可能，影响产品良率。
发明内容
本申请主要解决的技术问题是提供一种封装基板、芯片封装体及芯片堆叠封装方法，能够制得稳定性和良品率较高的芯片封装体。
为解决上述技术问题，本申请采用的一个技术方案是：提供一种芯片堆叠封装方法，该方法包括：提供第一封装基板，其中，第一封装基板包括至少一个连接柱，连接柱除上表面外设置有树脂保护层；将至少一个芯片倒装于第一封装基板上，并进行焊接互连，形成第一芯片封装体；提供第二芯片封装体，将第一芯片封装体与第二芯片封装体进行堆叠封装，第一芯片封装体通过连接柱与第二芯片封装体形成电连接。
为解决上述技术问题，本申请采用的另一个技术方案是：提供一种封装基板，该封装基板包括至少一个连接柱，连接柱除上表面外设置有树脂保护层，连接柱用于芯片封装体之间的电连接。
为解决上述技术问题，本申请采用的另一个技术方案是：提供一种芯片封装体，该芯片封装体通过上述的芯片堆叠封装方法制得。
本申请的有益效果是：区别于现有技术的情况，本申请所提供的芯片堆叠封装方法，因封装基板上预先设置有连接柱，且对连接柱做了保护处理，并裸露了用于电连接的上表面；在进行堆叠封装时，不再需要对芯片封装体进行整体塑封，简化了制作工艺，节约了资源，降低制作成本。同时，连接柱相较于现有的焊球，能够减少I/O电信号传输距离提高处理速度，降低能耗；还能够缩小上、下封装体的互连节距，提升I/O互连数量，提高接触良率和可靠性。
附图说明
图1是现有技术中PoP封装体的侧面结构示意图；
图2是现有技术中PoP封装体的俯视结构示意图；
图3是本申请封装基板第一实施方式的侧面结构示意图；
图4是本申请封装基板第二实施方式的侧面结构示意图；
图5是本申请封装基板的制备方法一实施方式的工艺流程图；
图6是本申请芯片封装体第一实施方式的侧面结构示意图；
图7是本申请芯片堆叠封装方法第一实施方式的流程示意图；
图8是本申请芯片堆叠封装方法第一实施方式中芯片倒装工艺流程示意图；
图9是本申请芯片堆叠封装方法第一实施方式中芯片倒装工艺流程示意图。
具体实施方式
为使本申请的目的、技术方案及效果更加清楚、明确，以下参照附图并举实施例对本申请进一步详细说明。
本申请提供一种封装基板，该封装基板可作为承载平台用于承载芯片，同时为芯片提供电连接、保护、支撑、散热、组装等。请参阅图3，图3是本申请封装基板第一实施方式的侧面结构示意图。如图3所示，在该实施方式中，封装基板30上设置有至少一个连接柱31，连接柱31在进行芯片堆叠封装时可作为连通机构实现上、下封装体的电连接。
具体地，连接柱31除上表面外设置有树脂保护层32，树脂保护层32用于保护连接柱31不被氧化，还能防止与其他元器件电连接短路等。树脂保护层32的材料可以为环氧树脂，或掺杂有填充料的环氧树脂。连接柱31的上表面裸露于树脂保护层32之外，在进行芯片堆叠封装时，连接柱31可以直接与上封装体进行电连接，而不再需要后续的暴露处理。
请参阅图4，图4是本申请封装基板第二实施方式的侧面结构示意图。在该实施方式中，封装基板40中，连接柱31的上表面设置有抗氧化层33，如图4所示，抗氧化层33完全覆盖连接柱31的上表面，以保护其不被氧化。
为了实现电连接导通作用，连接柱31一般选用金属柱，如铜柱、金柱、银柱等，考虑到制作成本及加工工艺，优选地，连接柱31为铜柱。连接柱31的形状一般选用圆柱形、或底表面积略大于上表面积的形状，具体地，根据芯片封装要求，引脚间距大小等适应性设置。连接柱的高度根据芯片的高度决定，略高于芯片的高度。
为制备上述封装基板，本申请还提供一种封装基板的制备方法。请参阅图5，图5是本申请封装基板的制备方法一实施方式的工艺流程图。如图5所示，在该实施方式中，封装基板的制备方法包括如下步骤：
提供一基板，在基板501上制作完成内部线路，形成线路区502，并将需要堆叠的I/0的引脚引出至电连接区503；然后在基板501上覆盖一层负光阻薄膜504；且于负光阻薄膜504上覆盖一块MASK 505并进行曝光、显影后露出需要长铜柱的开口506；再进行镀铜处理得到铜柱507；最后清洗掉多余的负光阻薄膜，制得封装基板50。
在得到封装基板50后，在铜柱的除上表面之外的位置涂覆树脂形成保护层，制得封装基板30。随后还可以对铜柱裸露的上表面进行抗氧化处理，使铜柱的上表面形成有抗氧化层，最终制得封装基板40。在其他实施方式中，也可以采用其他方法制备带有铜柱的封装基板。
本申请所提供的封装基板可作为承载平台用于承载芯片制备芯片封装体。具体地，本申请还提供一种芯片封装体，该芯片封装体通过PoP封装工艺制备而成，请参阅图6，图6是本申请芯片封装体第一实施方式的侧面结构示意图。在该实施方式中，芯片封装体至少包括层叠封装的第一芯片封装体60和第二芯片封装体61，第一芯片封装体60可以称为下封装体、第二芯片封装体61可以称为上封装体。第一芯片封装体60包括已预先设置好连接柱602的第一封装基板601(下封装基板)，连接柱602的上表面裸露于保护层之外，以与第二芯片封装体下表面上的焊球611进行电连接，其中连接柱602与焊球611对应设置。因第一封装基板上已预先设置好连接柱602，且连接柱602除上表面外设置有树脂保护层603，在将第一芯片封装体60与第二芯片封装体61进行封装之前，不再需要对第一芯片封装体60进行整体塑封，精简了封装工艺，同时还有利于芯片表面的散热。
为制备上述芯片封装体，本申请还提供一种芯片堆叠封装方法，通过该方法能够较便捷的制得性能稳定，良率较高的芯片封装体。请参阅图7，图7是本申请芯片堆叠封装方法第一实施方式的流程示意图，如图7所示，在该实施方式中，芯片堆叠封装方法包括如下步骤：
S701：提供第一封装基板，其中，第一封装基板包括至少一个连接柱，且连接柱除上表面外设置有树脂保护层。
第一封装基板601的具体结构和制备方法请参阅上述相关封装基板实施方式的描述，在此不再赘述。第一封装基板601可通过定制由基板厂商提供，也可以是芯片封装厂商按照上述制备方法自行制备。
S702：将至少一个芯片倒装于第一封装基板上，并进行焊接互连，形成第一芯片封装体。
第一封装基板601的上表面可大致分为芯片封装区和电连接区，其中芯片封装区用于安装芯片，电连接区内设置有连接柱，用于与上封装体进行电连接；芯片封装区一般为基板的线路区，而电连接区则设置在芯片封装区以外的地方。
基板的芯片封装区设置有多个焊盘，该焊盘用于与芯片上的金属凸点配合连接，以实现芯片与基板之间的互连。在一实施方式中，基板可以是适配于某种芯片的特制基板，其焊盘与金属凸点的数量一致，且对应设置；在其他实施方式中，基板也可以是用于芯片封装体制备工艺中的通用型基板，且基板上可同时装配多个芯片(这些芯片可以以并排的方式设置，也可以以堆叠的方式设置)，以同时对多个芯片进行快速封装。因此基板上的焊盘数量可以多于芯片上的金属凸点的数量，只要能够保证芯片上的金属凸点均有对应的焊盘与之匹配连接即可。
具体地，请结合参阅图8和9，图8是本申请芯片堆叠封装方法第一实施方式中芯片倒装工艺流程示意图，图9是本申请芯片堆叠封装方法第一实施方式中芯片倒装工艺流程示意图。如图8、9所示，准备芯片，芯片的正面设置有多个金属凸点801，以与基板上的焊盘(图未示)配合连接，实现芯片与基板之间的互连。将正面设置有金属凸点801的芯片以倒扣方式贴装于基板上，其中金属凸点801与基板上相对应的焊盘配合连接。将贴装后的芯片与基板进行焊接互连，制得第一芯片封装体60。
可选地，在将贴装后的芯片与基板进行焊接互连时，可选择回流焊接的工艺。在焊接完成后，利用毛细底部填充技术或模塑底部填充技术向芯片与基板间的空隙填充树脂胶802，底部填充胶是一种低黏度、低温固化的毛细管流动底部下填料(Underfill)，流动速度快，工作寿命长、翻修性能佳。通过采用底部填充可以分散芯片表面承受的应力进而提高了整个产品的可靠性。
S703：提供第二芯片封装体，将第一芯片封装体与第二芯片封装体进行堆叠封装，第一芯片封装体通过连接柱与第二芯片封装体形成电连接。
第二芯片封装体61可以是预先制备完成的芯片封装体，如通过CSP(Chip ScalePackage，CSP)封装工艺制得的CSP芯片封装体等，也可以是通过上述制备第一芯片封装体60的方法制得。
第二芯片封装体61的下表面设置有焊球611，在将第一芯片封装体60与第二芯片封装体61进行堆叠封装时，第二芯片封装体61上的焊球611与第一芯片封装体60上的连接柱602配合连接，实现第一芯片封装体60与第二芯片封装体61之间的互连。
其中，在将第一芯片封装体60与第二芯片封装体61进行堆叠封装之前不需要对第一芯片封装体60进行整体塑封。
可选地，第二芯片封装体61还堆叠有一个或多个芯片封装体，也就是说该芯片封装体不限于两层结构，封装体的个数可根据实际应用适应性设定。
以上方案，本申请所提供的芯片堆叠封装方法，因封装基板上预先设置有连接柱，且对连接柱做了保护处理，并裸露了用于电连接的上表面；在进行堆叠封装时，不再需要对芯片封装体进行整体塑封，简化了制作工艺，节约了资源，降低制作成本。同时，连接柱相较于现有的焊球，能够减少I/O电信号传输距离提高处理速度，降低能耗；还能够缩小上、下封装体的互连节距，提升I/O互连数量，提高接触良率和可靠性。
以上所述仅为本申请的实施方式，并非因此限制本申请的专利范围，凡是利用本申请说明书及附图内容所作的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本申请的专利保护范围内。

Claims (10)

1.一种芯片堆叠封装方法，其特征在于，所述方法包括：
提供第一封装基板，其中，所述第一封装基板包括基板以及设置于所述基板上的至少一个连接柱，所述连接柱除上表面外设置有树脂保护层，且所述树脂保护层仅位于所述连接柱上，所述连接柱的上表面没有经过暴露处理，所述连接柱的上表面包括抗氧化层；
将至少一个芯片倒装于所述第一封装基板上，并进行焊接互连，形成第一芯片封装体；
提供第二芯片封装体，将所述第一芯片封装体与所述第二芯片封装体进行堆叠封装，所述第一芯片封装体通过所述连接柱与所述第二芯片封装体形成电连接。
2.根据权利要求1所述的方法，其特征在于，所述将至少一个芯片倒装于所述第一封装基板上，并进行焊接互连之后还包括：向所述芯片与基板间的空隙填充树脂胶。
3.根据权利要求2所述的方法，其特征在于，所述向芯片与基板间的空隙填充树脂胶包括：利用毛细底部填充技术或模塑底部填充技术向芯片与基板间的空隙填充树脂胶。
4.根据权利要求2所述的方法，其特征在于，所述树脂保护层/树脂胶的材料为环氧树脂，或掺杂有填充料的环氧树脂。
5.根据权利要求1所述的方法，其特征在于，所述连接柱为铜柱，所述第一封装基板的制备方法包括：
提供一基板；
在所述基板上覆盖一层负光阻薄膜；
曝光显影后露出需要设置铜柱的开口；
镀铜得到所述铜柱；
除去多余的负光阻薄膜，得到带有铜柱的封装基板。
6.根据权利要求5所述的方法，其特征在于，所述除去多余的负光阻薄膜，得到带有铜柱的封装基板之后还包括：在所述铜柱的除上表面之外的位置涂覆树脂形成保护层。
7.根据权利要求5所述的方法，其特征在于，所述除去多余的负光阻薄膜，得到带有铜柱的基板之后还包括：对所述铜柱的上表面进行抗氧化处理，形成抗氧化层。
8.根据权利要求1所述的方法，其特征在于，所述第二芯片封装体的上面还堆叠有一个或多个芯片封装体。
9.一种封装基板，其特征在于，所述封装基板包括基板以及设置于所述基板上的至少一个连接柱，所述连接柱用于芯片封装体之间的电连接，所述连接柱除上表面外设置有树脂保护层，且所述树脂保护层仅位于所述连接柱上，所述连接柱的上表面没有经过暴露处理，所述连接柱的上表面包括抗氧化层。
10.一种芯片封装体，其特征在于，所述芯片封装体通过如权利要求1～8任一项所述的芯片堆叠封装方法制得。
CN201711498438.7A 2017-12-29 2017-12-29 一种封装基板、芯片封装体及芯片堆叠封装方法 Active CN108231729B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711498438.7A CN108231729B (zh) 2017-12-29 2017-12-29 一种封装基板、芯片封装体及芯片堆叠封装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711498438.7A CN108231729B (zh) 2017-12-29 2017-12-29 一种封装基板、芯片封装体及芯片堆叠封装方法

Publications (2)

Publication Number Publication Date
CN108231729A CN108231729A (zh) 2018-06-29
CN108231729B true CN108231729B (zh) 2020-07-14

Family

ID=62645056

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711498438.7A Active CN108231729B (zh) 2017-12-29 2017-12-29 一种封装基板、芯片封装体及芯片堆叠封装方法

Country Status (1)

Country Link
CN (1) CN108231729B (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110854093A (zh) * 2019-11-21 2020-02-28 上海先方半导体有限公司 一种三维叠层封装结构及其制造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9524945B2 (en) * 2010-05-18 2016-12-20 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with L-shaped non-metal sidewall protection structure
JP5663607B2 (ja) * 2011-02-10 2015-02-04 パナソニックＩｐマネジメント株式会社 半導体装置
TWI501366B (zh) * 2011-04-11 2015-09-21 Unimicron Technology Corp 封裝基板及其製法
CN103441078B (zh) * 2013-08-06 2016-08-17 江阴芯智联电子科技有限公司 先封后蚀三维系统级芯片正装堆叠封装结构及工艺方法

Also Published As

Publication number Publication date
CN108231729A (zh) 2018-06-29

Similar Documents

Publication Publication Date Title
US10541213B2 (en) Backside redistribution layer (RDL) structure
US9293449B2 (en) Methods and apparatus for package on package devices with reversed stud bump through via interconnections
US20180114781A1 (en) Package structure and manufacturing method thereof
US20060240595A1 (en) Method and apparatus for flip-chip packaging providing testing capability
CN103715166A (zh) 用于部件封装件的装置和方法
US11515229B2 (en) Semiconductor package and manufacturing method thereof
TWI599009B (zh) 半導體晶片封裝元件，半導體模組，半導體封裝元件之製造方法及半導體模組之製造方法
KR20120007839A (ko) 적층형 반도체 패키지의 제조방법
US20140063764A1 (en) Electronic component incorporated substrate
TW201209991A (en) Stackable molded microelectronic packages with area array unit connectors
JP2017204635A (ja) 半導体装置パッケージ及びその製造方法
CN103730429A (zh) 封装结构
CN104505382A (zh) 一种圆片级扇出PoP封装结构及其制造方法
CN103745931A (zh) 引线框架和封装结构的形成方法
US20080311701A1 (en) Method for fabricating semiconductor package
CN115547961A (zh) 高密度集成式三维立体芯片封装结构及其制造方法
CN104659004A (zh) 一种PoP封装结构及其制造方法
CN103730378B (zh) 封装结构的形成方法
KR20120088365A (ko) 적층형 반도체 패키지 및 이의 제조 방법
CN111987048A (zh) 电子封装件及其制法
CN107946282B (zh) 三维扇出型封装结构及其制造方法
CN108231729B (zh) 一种封装基板、芯片封装体及芯片堆叠封装方法
CN103745967A (zh) 引线框架和封装结构
CN103745933B (zh) 封装结构的形成方法
CN104659021A (zh) 一种三维圆片级扇出PoP封装结构及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant