CN108227607A - A kind of method of simplified circuit board arrangement circuit - Google Patents
A kind of method of simplified circuit board arrangement circuit Download PDFInfo
- Publication number
- CN108227607A CN108227607A CN201611154049.8A CN201611154049A CN108227607A CN 108227607 A CN108227607 A CN 108227607A CN 201611154049 A CN201611154049 A CN 201611154049A CN 108227607 A CN108227607 A CN 108227607A
- Authority
- CN
- China
- Prior art keywords
- circuit
- unit
- signal
- reset
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
- G05B19/056—Programming the PLC
Abstract
The invention belongs to computer hardware technologies, are related to the implementation method of circuit board arrangement circuit.The present invention proposes a kind of method of simplified circuit board arrangement circuit, reset, level conversion and signal driving function is realized using programmable logic device, instead of the reset circuit, level shifting circuit and signal drive circuit for using special chip.The present invention does not need to special chip, and chip type is few, and reliability is high；It can be connected up using programmable logic device with simplified topology；Reset output and the interconnected relationship of configuration circuit can be adjusted by way of reprograming；Metastable issues caused by solving reset；Realize the switching at runtime of remaining circuit.
Description
Technical field
The invention belongs to computer hardware technologies, are related to the implementation method of circuit board arrangement circuit.
Background technology
Circuit board is generally made of multiple independent functional circuits such as CPU, memory, functional chip, and functional circuit is upper
Initialization is completed after reset, is then realized and interconnected by bus.
In order to realize the normal operation of circuit board, the configuration and interconnection of each functional circuit are realized by configuration circuit.Match
The major function of circuits includes electrification reset, level conversion and bus driver.Due to the initialization duration of each functional circuit
Difference, in order to prevent functional circuit there are access errors in mutual access, need using electrification reset control function circuit
Initialization order.Simultaneously as the level of each functional circuit I/O interfaces is different, need to carry out varying level letter in interconnection
Number conversion.In addition, when multiple functional chips are interconnected using same bus, need to enhance the driving force of bus.
Configuration circuit is divided into reset, level conversion and bus driving circuits.Reset circuit is responsible for all of circuit board
Input reset signal merges, and then each functional circuit is controlled to be sequentially completed according to the initialization order of each functional circuit
It resets；Level shifting circuit realizes the conversion of varying level signal between each functional circuit；Bus driving circuits are being realized respectively
While interconnection between a functional circuit, enhance the driving force of bus.
Reset circuit generally uses and door and delay unit realization.It is responsible for all reset input sources merging into one with door
Global reset, delay unit export after according to the initialization order of each functional circuit, Global reset is delayed；Level conversion electricity
The conversion between varying level is generally realized using dedicated electrical level transferring chip in road；Bus driving circuits generally use two-way drive
Dynamic device realizes the driving and interconnection of bus signals.Operation principle is shown in Fig. 1.
Since configuration circuit has used and the special chips such as door, delay unit, electrical level transferring chip and bidirectional drive, electricity
Placement-and-routing's difficulty increase of road plate, and the reset signal inputted is not converted into local clock domain signal, in reset function electricity
Lu Shihui causes metastable issues.All signals just secure when being connected to PCB productions simultaneously, and when Late Stage Verification can not basis
Function needs to carry out adaptation.That innovates herein proposes a kind of method of simplified circuit board arrangement circuit.By using
Programmable logic device completes reset, level conversion and signal driving function, instead of reset circuit, the electricity for using special chip
Flat conversion circuit and signal drive circuit reduce placement-and-routing's difficulty, solve metastable issues, while patrol using programmable
Collecting the programmable features of device realizes the switching at runtime function of configuration circuit.
Invention content
The purpose of the present invention is：It proposes a kind of method of simplified circuit board arrangement circuit, uses programmable logic device reality
Now reset, level conversion and signal driving function, instead of the reset circuit, level shifting circuit and signal for using special chip
Driving circuit, reset circuit metastable issues are solved while configuration circuit is simplified, and in addition realize that the dynamic of configuration circuit is cut
Change function.
Technical scheme of the present invention：
Since the reset signal of input is not converted into local clock domain signal, metastable state can be caused in reset function circuit
Problem.The configuration circuit realized simultaneously using special chip difficulty in placement-and-routing is big, and when Late Stage Verification can not be according to function
It needs to modify.For these problems, the configuration circuit based on programmable logic device is devised, uses hardware description language
It realizes reset, level conversion, signal driving and switching at runtime function, operation principle and sees Fig. 2.
Circuit board is made of multiple independent functional circuits such as CPU, memory, functional chip and programmable logic device.
Functional circuit is connected to programmable logic device by bus, and each functional circuit on circuit board is realized by programmable logic device
Configuration and interconnection.
Programmable logic device realizes reset function, level conversion function, signal driving function and switching at runtime function,
By reseting interface unit, logical AND unit, counter unit, time-delay reset output unit, BANK, power supply unit, bus configuration
Unit and bus bar unit composition.
For reset function, the local that input reset signal is first converted into local clock domain using reseting interface unit is answered
Position signal, then merges into global reset signal using the logical AND of hardware description language by all local reset signals, leads to
Control time-delay reset output unit resets each functional circuit successively after crossing counter unit delay；For level conversion function,
Different voltage is supplied to BANK according to the level for being connected to signal on programmable logic device BANK by power supply unit, uses hardware
Description language connects the signal on different BANK；For signal driving function, the total of different function circuit will be connected to
Line signal is connected respectively to the different BANK of programmable logic device, is interconnected bus signals using hardware description language；
For switching at runtime function, when the functional circuits for having remaining certain in circuit board are out of order, by the bus of failure functional circuit
Bus configuration unit number is reported to, bus configuration unit replaces failure functional circuit using the Bus number of remaining functional circuit, always
Line interconnecting unit changes the interconnected relationship of bus according to the connection relation of bus configuration unit in real time.
The present invention has the advantage that effect：1. not needing to special chip, chip type is few, and reliability is high；2. use can compile
Journey logical device can be connected up with simplified topology；3. can be adjusted by way of reprograming configuration circuit reset output and mutually
Even relationship；4. solve metastable issues caused by reset；5. realize the switching at runtime of remaining circuit.
Description of the drawings
Fig. 1 is the schematic diagram that configuration circuit is realized using special chip；
Fig. 2 is the schematic diagram that configuration circuit is realized using programmable logic device；
Fig. 3 is the schematic diagram of 2 grades of trigger conversion reset signals；
Fig. 4 is the exemplary plot of switching at runtime function.
Specific embodiment
Circuit board is made of multiple independent functional circuits such as CPU, memory, functional chip and programmable logic device.
Functional circuit is connected to programmable logic device by bus, and each functional circuit on circuit board is realized by programmable logic device
Configuration and interconnection.
Programmable logic device realizes reset function, level conversion function, signal driving function and switching at runtime function,
By reseting interface unit, logical AND unit, counter unit, time-delay reset output unit, BANK, power supply unit, bus configuration
Unit and bus bar unit composition.
It is single that the realization of reset function includes reseting interface unit, logical AND unit, counter unit and time-delay reset output
Member.Reseting interface unit receives 1~n of reseting input signal, will be inputted and resetted using 2 grades of triggers in the case where local clock acts on
Signal is converted into local reset 1~n of signal under local clock domain, and the work of reset signal clock domain is converted using 2 grades of triggers
See Fig. 3 as principle.Logical AND unit receives local reset 1~n of signal, is operated using the logical AND that Hardware description language calls the turn by N
A reset signal, which is merged into global reset signal and exported, gives time-delay reset output unit.Counter sets N number of initial count value,
The size of initial count value is successively increased according to the initialization order of the functional circuits such as CPU, memory and functional chip, count value
Start to successively decrease after the power-up, each clock cycle subtracts 1, and corresponding enable signal output is triggered when count value is decremented to 0.Delay
It resets output unit and receives global reset signal, control corresponding time-delay reset defeated according to the enable signal that counter unit is sent
Go out 1~n of signal outputs, time-delay reset output signal controls corresponding functional circuit to complete to reset.
BANK and power supply unit of the realization of level conversion function based on programmable logic device.By the work(of same level
Energy circuit is signally attached on same BANK, if the signal of cpu function circuits all in Fig. 2 is connected on BANK_A, signal
Level is A level.The signal of all memory function circuits is connected on BANK_B, and signal level is B level.The functional core of institute
The signal of piece functional circuit is connected on BANK_C, and signal level is C level.During corresponding power supply unit input, A is supplied to BANK_A
Level, BANK_B supply B level, and BANK_C supplies C level.It can be real by the communication function interconnection of the signal of different BANK as required
Existing level conversion function.
The realization of signal driving function drives same type of functional circuit using same bus.Such as CPU work(all in Fig. 2
Energy circuit is connected to using bus A (1 ... n) on BANK_A.All memory function circuits are connected to using bus B (1 ... n)
On BANK_B.All functional chip functional circuits are connected to using bus C (1 ... n) on BANK_C.In programmable logic device
Portion, bus interconnection unit will be connected according to the bus configuration information of bus configuration unit on BANK_A, BANK_B and BANK_C
Functional unit, which is interconnected, can be realized signal driving function.
The realization of switching at runtime function includes bus configuration unit and bus interconnection unit.Bus configuration unit receives failure
Whether the information of functional circuit has the remaining functional circuit of replacement according to the remaining functional circuit information inspection being locally stored, such as
Fruit has alternative remaining functional circuit, replaces failure functional circuit using the Bus number of remaining functional circuit, then will replace
Bus configuration information afterwards is sent to bus interconnection unit.The bus configuration that bus interconnection unit is sent according to bus configuration unit
Information changes the interconnected relationship of bus A, bus B and bus C in real time, you can realizes the switching at runtime function of remaining functional circuit.
The example of switching at runtime function is shown in Fig. 4.Remaining functional circuit, CPU1 pass through bus interconnection unit each other for memory 1 and memory 2
Access memory 1.When memory 1 breaks down, bus configuration unit replaces B1 buses using B2 buses, it is achieved thereby that
Access of the CPU1 to remaining memory 2.
From figure 2 it can be seen that when later stage circuit board is verified, can by change initial count value dynamic adjustment CPU,
The initialization order of the functional circuits such as memory and functional chip can be realized by changing the power supply of power supply unit difference BANK
Level conversion between varying level can realize different work(by changing the configuration information of bus between BANK in bus configuration unit
Communication between energy circuit.By analysis, the configuration circuit based on programmable logic device realizes all of configuration circuit requirement
Function solves metastable issues caused by resetting, and realizes the switching at runtime of remaining circuit.
Claims (8)
- A kind of 1. method of simplified circuit board arrangement circuit, which is characterized in that complete reset, level using programmable logic device Conversion and signal driving function, while realize the switching at runtime function of configuration circuit；The programmable logic device by reseting interface unit, logical AND unit, counter unit, time-delay reset output unit, BANK, power supply unit, bus configuration unit and bus bar unit composition；For reset function, first input reset signal is converted into after the local reset signal of local clock domain and merges into the overall situation again Position signal, resets each functional circuit successively after delay；For level conversion function, different electricity is supplied to BANK according to the level for being connected to signal on programmable logic device BANK Pressure, is connected the signal on different BANK using hardware description language；For signal driving function, the bus signals for being connected to different function circuit are connected respectively to programmable logic device Bus signals are interconnected by different BANK using hardware description language；For switching at runtime function, when the functional circuits for having remaining certain in circuit board are out of order, remaining functional circuit is used Replace failure functional circuit.
- 2. a kind of method of simplified circuit board arrangement circuit according to claim 1, it is characterised in that：The reset function Realization includes reseting interface unit, logical AND unit, counter unit and time-delay reset output unit；Reseting interface unit receives 1~n of reseting input signal is converted into local clock using 2 grades of triggers in the case where local clock acts on by reset signal is inputted 1~n of local reset signal under domain；Logical AND unit receives local reset 1~n of signal, is patrolled using what Hardware description language called the turn It collects that N number of reset signal is merged into global reset signal and exported with operation and gives time-delay reset output unit；Counter setting is N number of Initial count value, the size of initial count value are successively increased according to the initialization order of functional circuit, and count value is opened after the power-up Beginning successively decreases, and each clock cycle subtracts 1, and corresponding enable signal output is triggered when count value is decremented to 0；Time-delay reset output is single Member receives global reset signal, and 1~n of corresponding time-delay reset output signal is controlled according to the enable signal that counter unit is sent Output, time-delay reset output signal control corresponding functional circuit to complete to reset.
- 3. a kind of method of simplified circuit board arrangement circuit according to claim 1, it is characterised in that：The level turns The realization for changing function includes the BANK and power supply unit of programmable logic device；The signal of the functional circuit of same level is connected It is connected on same BANK, corresponding level is supplied to corresponding BANK when power supply unit is inputted；The signal of different BANK is pressed It is interconnected according to the communication function of needs.
- 4. a kind of method of simplified circuit board arrangement circuit according to claim 1, it is characterised in that：The signal drives The realization of dynamic function includes bus configuration unit and bus interconnection unit；Same type of function electricity is driven using same bus Road；Inside programmable logic device, bus interconnection unit is according to the bus configuration information of bus configuration unit by corresponding work( Energy unit is interconnected.
- 5. a kind of method of simplified circuit board arrangement circuit according to claim 1, it is characterised in that：The dynamic is cut The realization for changing function includes bus configuration unit and bus interconnection unit；Bus configuration unit receives the letter of failure functional circuit Whether breath has the remaining functional circuit of replacement according to the remaining functional circuit information inspection being locally stored, if there is alternative Remaining functional circuit replaces failure functional circuit, then by the bus configuration after replacement using the Bus number of remaining functional circuit Information is sent to bus interconnection unit；The bus configuration information that bus interconnection unit is sent according to bus configuration unit is changed in real time Interconnected relationship.
- 6. a kind of method of simplified circuit board arrangement circuit according to claim 2, it is characterised in that：The reset function exists It, can be by changing the initialization order of initial count value dynamic adjustment function circuit when later stage circuit board is verified.
- 7. a kind of method of simplified circuit board arrangement circuit according to claim 3, it is characterised in that：The level conversion Function can by change power supply unit difference BANK power supply realize varying level between level conversion.
- 8. a kind of method of simplified circuit board arrangement circuit according to claim 4, it is characterised in that：The signal driving Function can by change bus between BANK in bus configuration unit configuration information realize different function circuit between communication.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611154049.8A CN108227607B (en) | 2016-12-14 | 2016-12-14 | Method for simplifying circuit configuration circuit of circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611154049.8A CN108227607B (en) | 2016-12-14 | 2016-12-14 | Method for simplifying circuit configuration circuit of circuit board |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108227607A true CN108227607A (en) | 2018-06-29 |
| CN108227607B CN108227607B (en) | 2020-06-30 |
Family
ID=62638562
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611154049.8A Active CN108227607B (en) | 2016-12-14 | 2016-12-14 | Method for simplifying circuit configuration circuit of circuit board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108227607B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113093639A (en) * | 2021-03-31 | 2021-07-09 | 联想(北京)有限公司 | Power control method and device for programmable logic device and electronic equipment |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1818912A (en) * | 2005-02-11 | 2006-08-16 | 思尔芯(上海)信息科技有限公司 | Scalable reconfigurable prototyping system and method |
| CN101908008A (en) * | 2009-06-03 | 2010-12-08 | 大唐移动通信设备有限公司 | Device and method for switching BIOS (Basic Input/Output System) |
| CN102009597A (en) * | 2010-11-03 | 2011-04-13 | 北京航空航天大学 | Magnetically suspended control moment gyro gimbal and locking control system |
| CN102298562A (en) * | 2008-08-15 | 2011-12-28 | 华为技术有限公司 | Method, device and system for interconnecting line and arbitration bus |
| CN202838306U (en) * | 2012-09-06 | 2013-03-27 | 北京雪迪龙科技股份有限公司 | Field programmable gata array (FPGA) configuration system based on microprocessor |
| CN103399771A (en) * | 2013-08-12 | 2013-11-20 | 中国航空无线电电子研究所 | Multi-DSP bootstrapping loading system based on serial high-speed interface bus and method thereof |
| CN203301444U (en) * | 2013-05-02 | 2013-11-20 | 北京空间机电研究所 | Novel power-on reset circuit for Xilinx FPGA |
| CN104296605A (en) * | 2014-09-30 | 2015-01-21 | 北京航空航天大学 | FPGA (Field Programmable Gate Array) based ground launching control device of small and medium-sized rocket |
| CN105224493A (en) * | 2015-09-29 | 2016-01-06 | 北京时代民芯科技有限公司 | A kind of configuration circuit completing FPGA reprovision by user's input/output port |
| CN105302950A (en) * | 2015-10-19 | 2016-02-03 | 北京精密机电控制设备研究所 | Software and hardware cooperation based cross-linking simulation test method for programmable logic device |
| CN205230434U (en) * | 2015-11-26 | 2016-05-11 | 梁世兵 | Singlechip is synthesized with PLC and is study board |
| CN205788203U (en) * | 2016-06-08 | 2016-12-07 | 成都博高信息技术股份有限公司 | A kind of serial ports for handheld terminal turns the conversion equipment of ISO7816 agreement |
-
2016
- 2016-12-14 CN CN201611154049.8A patent/CN108227607B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1818912B (en) * | 2005-02-11 | 2010-05-12 | 思尔芯(上海)信息科技有限公司 | Scalable reconfigurable prototyping system and method |
| CN1818912A (en) * | 2005-02-11 | 2006-08-16 | 思尔芯(上海)信息科技有限公司 | Scalable reconfigurable prototyping system and method |
| CN102298562A (en) * | 2008-08-15 | 2011-12-28 | 华为技术有限公司 | Method, device and system for interconnecting line and arbitration bus |
| CN101908008A (en) * | 2009-06-03 | 2010-12-08 | 大唐移动通信设备有限公司 | Device and method for switching BIOS (Basic Input/Output System) |
| CN102009597A (en) * | 2010-11-03 | 2011-04-13 | 北京航空航天大学 | Magnetically suspended control moment gyro gimbal and locking control system |
| CN202838306U (en) * | 2012-09-06 | 2013-03-27 | 北京雪迪龙科技股份有限公司 | Field programmable gata array (FPGA) configuration system based on microprocessor |
| CN203301444U (en) * | 2013-05-02 | 2013-11-20 | 北京空间机电研究所 | Novel power-on reset circuit for Xilinx FPGA |
| CN103399771A (en) * | 2013-08-12 | 2013-11-20 | 中国航空无线电电子研究所 | Multi-DSP bootstrapping loading system based on serial high-speed interface bus and method thereof |
| CN104296605A (en) * | 2014-09-30 | 2015-01-21 | 北京航空航天大学 | FPGA (Field Programmable Gate Array) based ground launching control device of small and medium-sized rocket |
| CN105224493A (en) * | 2015-09-29 | 2016-01-06 | 北京时代民芯科技有限公司 | A kind of configuration circuit completing FPGA reprovision by user's input/output port |
| CN105302950A (en) * | 2015-10-19 | 2016-02-03 | 北京精密机电控制设备研究所 | Software and hardware cooperation based cross-linking simulation test method for programmable logic device |
| CN205230434U (en) * | 2015-11-26 | 2016-05-11 | 梁世兵 | Singlechip is synthesized with PLC and is study board |
| CN205788203U (en) * | 2016-06-08 | 2016-12-07 | 成都博高信息技术股份有限公司 | A kind of serial ports for handheld terminal turns the conversion equipment of ISO7816 agreement |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113093639A (en) * | 2021-03-31 | 2021-07-09 | 联想(北京)有限公司 | Power control method and device for programmable logic device and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108227607B (en) | 2020-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Jeddeloh et al. | Hybrid memory cube new DRAM architecture increases density and performance | |
| CN105743820A (en) | ARM+FPGA-architecture-based Ethernet switch for train | |
| CN101022378A (en) | Train communication network management method and apparatus | |
| US20080313374A1 (en) | Service interface to a memory system | |
| CN103984274B (en) | Digital power gating integrated circuit and method | |
| CN100357850C (en) | Apparatus and method for low power clock distribution | |
| CN106081046B (en) | A kind of double remaining aerostatics measure and control devices | |
| CN103744753B (en) | A kind of data interactive method of dual systems and device | |
| US20090245008A1 (en) | System and method for providing voltage power gating | |
| CN106024042A (en) | Method for enhancing reliability of hard disk backplane | |
| CN101303711A (en) | Gating clock for on-site programmable gate array and implementing method thereof | |
| CN101145145A (en) | PCIE channel expansion device, system and its collocation method | |
| CN106502363A (en) | A kind of electric power system of multi-node server system | |
| CN108227607A (en) | A kind of method of simplified circuit board arrangement circuit | |
| CN108920197A (en) | A kind of loaded circuit and loading method improving the serial passive loading speed of FPGA | |
| CN203561985U (en) | FPGA (field programmable gate array) chip and BMC (baseboard management controller) chip coordinated power management system for ATCA (advanced telecom computing architecture) blade | |
| CN107766241A (en) | A kind of server physical serial interface shared system and serial ports sharing method | |
| CN206178791U (en) | PCIE bus bridge interface based on FPGA | |
| CN204406848U (en) | Based on the checking development board of double FPGA chip | |
| CN101980179B (en) | Method for reading and writing on-line serial data of on-chip system | |
| CN106297884B (en) | A kind of control device and method for realizing high pressure read-write power supply | |
| CN102216993A (en) | Memory controller | |
| CN107203439A (en) | Modularity redundancy computer based on PCIe | |
| CN105630120B (en) | A kind of method and device of loading processing device hardware configuration word | |
| CN201681383U (en) | USB isolation controller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |