CN108140059B - 用于基于布局的检查的分析过程参数的可视化 - Google Patents

用于基于布局的检查的分析过程参数的可视化 Download PDF

Info

Publication number
CN108140059B
CN108140059B CN201680039796.9A CN201680039796A CN108140059B CN 108140059 B CN108140059 B CN 108140059B CN 201680039796 A CN201680039796 A CN 201680039796A CN 108140059 B CN108140059 B CN 108140059B
Authority
CN
China
Prior art keywords
layout design
design data
analysis process
parameters
process parameters
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201680039796.9A
Other languages
English (en)
Chinese (zh)
Other versions
CN108140059A (zh
Inventor
F·T·克哈拉斯
张一山
P·D·吉布森
M·H·杰克逊三世
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens Industry Software Ltd Israel
Original Assignee
Siemens Industry Software Ltd Israel
Mentor Graphics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Industry Software Ltd Israel, Mentor Graphics Corp filed Critical Siemens Industry Software Ltd Israel
Publication of CN108140059A publication Critical patent/CN108140059A/zh
Application granted granted Critical
Publication of CN108140059B publication Critical patent/CN108140059B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2119/00—Details relating to the type or aim of the analysis or the optimisation
    • G06F2119/10—Noise analysis or noise optimisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
CN201680039796.9A 2015-05-19 2016-05-19 用于基于布局的检查的分析过程参数的可视化 Active CN108140059B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/716,775 US10055533B2 (en) 2015-05-19 2015-05-19 Visualization of analysis process parameters for layout-based checks
US14/716,775 2015-05-19
PCT/US2016/033239 WO2016187410A1 (en) 2015-05-19 2016-05-19 Visualization of analysis process parameters for layout-based checks

Publications (2)

Publication Number Publication Date
CN108140059A CN108140059A (zh) 2018-06-08
CN108140059B true CN108140059B (zh) 2022-04-15

Family

ID=56097313

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680039796.9A Active CN108140059B (zh) 2015-05-19 2016-05-19 用于基于布局的检查的分析过程参数的可视化

Country Status (5)

Country Link
US (1) US10055533B2 (enExample)
EP (1) EP3298517A1 (enExample)
JP (1) JP6803857B2 (enExample)
CN (1) CN108140059B (enExample)
WO (1) WO2016187410A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10331547B1 (en) * 2017-05-23 2019-06-25 Cadence Design Systems, Inc. System, method, and computer program product for capture and reuse in a debug workspace
US10885258B1 (en) 2018-09-25 2021-01-05 Synopsys, Inc. Fixing ESD path resistance errors in circuit design layout
US11144690B2 (en) * 2018-12-19 2021-10-12 Synopsys, Inc. Extensible layer mapping for in-design verification
CN113011125B (zh) * 2019-12-18 2023-01-10 海信视像科技股份有限公司 印制电路板核查方法、装置、设备及计算机存储介质

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101178684A (zh) * 2006-11-06 2008-05-14 中兴通讯股份有限公司 一种嵌入式系统的符号定位方法
CN101542488A (zh) * 2006-10-09 2009-09-23 明导公司 电子设计自动化中的属性
US8694926B2 (en) * 2012-05-30 2014-04-08 Freescale Semiconductor, Inc. Techniques for checking computer-aided design layers of a device to reduce the occurrence of missing deck rules

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002189767A (ja) * 2000-12-22 2002-07-05 Mitsubishi Electric Corp インダクタ認識方法、レイアウト検査方法、レイアウト検査プログラムを記録したコンピュータ読取可能な記録媒体および半導体装置の製造方法
US6553542B2 (en) * 2000-12-29 2003-04-22 Texas Instruments Incorporated Semiconductor device extractor for electrostatic discharge and latch-up applications
US7243317B2 (en) 2003-05-30 2007-07-10 Illinios Institute Of Technology Parameter checking method for on-chip ESD protection circuit physical design layout verification
JP3819377B2 (ja) * 2003-06-18 2006-09-06 株式会社東芝 半導体集積回路の静電放電の解析方法
DE10339924B4 (de) * 2003-08-29 2011-05-05 Infineon Technologies Ag ESD-Testanordnung und Verfahren
US7617467B2 (en) * 2006-12-14 2009-11-10 Agere Systems Inc. Electrostatic discharge device verification in an integrated circuit
EP2068259A1 (de) * 2007-12-04 2009-06-10 X-FAB Semiconductor Foundries AG Verfahren und System zur Ueberpruefung des ESD-Verhaltens von integrierten Schaltungen auf Schaltungsebene
US8079005B2 (en) 2008-09-30 2011-12-13 Cadence Design Systems, Inc. Method and system for performing pattern classification of patterns in integrated circuit designs
US20100161304A1 (en) * 2008-12-23 2010-06-24 Voldman Steven H Method of interconnect checking and verification for multiple electrostatic discharge specifications
JP2011065377A (ja) * 2009-09-16 2011-03-31 Renesas Electronics Corp 寄生素子の抽出システムと抽出方法
US8230382B2 (en) * 2010-01-28 2012-07-24 International Business Machines Corporation Model based simulation of electronic discharge and optimization methodology for design checking
US9378324B2 (en) * 2010-02-11 2016-06-28 Jesse Conrad Newcomb System and method of detecting design rule noncompliant subgraphs in circuit netlists
CN105224708B (zh) * 2014-07-03 2019-01-18 台湾积体电路制造股份有限公司 集成电路中网路的确定方法和装置

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101542488A (zh) * 2006-10-09 2009-09-23 明导公司 电子设计自动化中的属性
CN101178684A (zh) * 2006-11-06 2008-05-14 中兴通讯股份有限公司 一种嵌入式系统的符号定位方法
US8694926B2 (en) * 2012-05-30 2014-04-08 Freescale Semiconductor, Inc. Techniques for checking computer-aided design layers of a device to reduce the occurrence of missing deck rules

Also Published As

Publication number Publication date
US10055533B2 (en) 2018-08-21
EP3298517A1 (en) 2018-03-28
JP6803857B2 (ja) 2020-12-23
CN108140059A (zh) 2018-06-08
JP2018518757A (ja) 2018-07-12
US20160342728A1 (en) 2016-11-24
WO2016187410A1 (en) 2016-11-24

Similar Documents

Publication Publication Date Title
US11487924B2 (en) System, method and associated computer readable medium for designing integrated circuit with pre-layout RC information
US8516399B2 (en) Collaborative environment for physical verification of microdevice designs
JP5619210B2 (ja) レイアウト設計データの増分分析
US10372854B2 (en) Active trace assertion based verification system
US10783296B1 (en) Matched net and device analysis based on parasitics
US9881119B1 (en) Methods, systems, and computer program product for constructing a simulation schematic of an electronic design across multiple design fabrics
US9679097B2 (en) Selective power state table composition
US20140337810A1 (en) Modular platform for integrated circuit design analysis and verification
US10289793B1 (en) System and method to generate schematics from layout-fabrics with a common cross-fabric model
CN108140059B (zh) 用于基于布局的检查的分析过程参数的可视化
US20130198703A1 (en) Virtual Flat Traversal Of A Hierarchical Circuit Design
US20110145770A1 (en) Device Annotation
US9262574B2 (en) Voltage-related analysis of layout design data
US10360331B2 (en) Scoped simulation for electrostatic discharge protection verification
US20130263074A1 (en) Analog Rule Check Waiver
US11042684B1 (en) Dynamic width-space patterns for handling complex DRC rules
US9996643B2 (en) Integrated circuit modeling method using resistive capacitance information
US20120192134A1 (en) User Guided Short Correction And Schematic Fix Visualization
US20110119544A1 (en) User Guided Short Correction And Schematic Fix Visualization
US12505276B2 (en) Method and system to facilitate schematics for an electronic design
US20240005081A1 (en) Method and system to facilitate review of schematics for an electronic design
US20120054703A1 (en) Virtual Flat Traversal Of A Hierarchical Circuit Design
JP2008033555A (ja) 集積回路設計支援プログラム、集積回路設計支援装置及び集積回路設計支援方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20210707

Address after: American Texas

Applicant after: SIEMENS INDUSTRY SOFTWARE Ltd.

Address before: oregon

Applicant before: Mentor Co.

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant