CN107807467A - 防止面板外围走线发生静电击伤的结构 - Google Patents

防止面板外围走线发生静电击伤的结构 Download PDF

Info

Publication number
CN107807467A
CN107807467A CN201711086287.4A CN201711086287A CN107807467A CN 107807467 A CN107807467 A CN 107807467A CN 201711086287 A CN201711086287 A CN 201711086287A CN 107807467 A CN107807467 A CN 107807467A
Authority
CN
China
Prior art keywords
metal
metal routing
damage
static electricity
routing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201711086287.4A
Other languages
English (en)
Other versions
CN107807467B (zh
Inventor
王添鸿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN201711086287.4A priority Critical patent/CN107807467B/zh
Priority to PCT/CN2017/116279 priority patent/WO2019090894A1/zh
Priority to US15/744,808 priority patent/US20200081304A1/en
Publication of CN107807467A publication Critical patent/CN107807467A/zh
Application granted granted Critical
Publication of CN107807467B publication Critical patent/CN107807467B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136204—Arrangements to prevent high voltage or static electricity failures
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps

Abstract

本发明涉及一种防止面板外围走线发生静电击伤的结构。该防止面板外围走线发生静电击伤的结构包括：由第一金属层制成的作为外围走线的第一金属走线，以及由第二金属层制成的多段第二金属走线；所述多段第二金属走线与第一金属走线上下相对并且沿第一金属走线的走线方向顺序排列，所述第二金属走线与第一金属走线之间设有介电层并且相邻两段第二金属走线之间通过介电层连接；对于第二金属走线和相对的第一金属走线作为相对的电极所形成的多个电容，其中至少包括电容值不相等的两个电容。本发明的防止面板外围走线发生静电击伤的结构在当前外围走线上通过增加一层金属线来做ESD防护电路，达到防静电效果；缩短制程检测时间，降低生产成本。

Description

防止面板外围走线发生静电击伤的结构
技术领域
本发明涉及液晶显示器领域，尤其涉及一种防止面板外围走线发生静电击伤的结构。
背景技术
液晶显示器(Liquid Crystal Display，LCD)等平面显示装置因具有高画质、省电、机身薄及应用范围广等优点，而被广泛的应用于手机、电视、个人数字助理、数字相机、笔记本电脑、台式计算机等各种消费性电子产品，成为显示装置中的主流。
主动式液晶显示器中，每个子像素具有一个薄膜晶体管(TFT)，其栅极(Gate)连接至水平扫描线，源极(Source)连接至垂直方向的数据线，漏极(Drain)则连接至像素电极。在水平扫描线上施加足够的电压，会使得该条水平扫描线上的所有TFT打开，此时该条水平扫描线上的像素电极会与垂直方向上的数据线连通，从而将数据线上的显示信号电压写入像素，控制不同液晶的透光度进而达到控制色彩的效果。
在LCD生产过程中，通常因良率因素考虑，会需要在制程中的特定某个环节对该产品进行检测，找到存在的问题，以便对其进行修复来提升产品良率；若需要对产品进行检测，则需要对面板的GOA电路及有效显示区(AA)等进行通电，需要环绕面板外围走线设置信号焊垫(pad)以便探针通电；然而，当面板外围走线发生静电释放(ESD)，采用自动光学检测机台(AOI)进行面板扫描无法对外围走线进行扫描，必须采用定点拍照或者人工检查，由于ESD发生位置通常情况下存在很多随机性，因此很难有效在短时间内查出ESD发生点位或漏检导致产能损失(loss)。
如图1所示，为现有液晶显示面板外围走线设计示意图。其中，一组HVA焊垫(pad)1从近端的外围走线3进入面板5内部，而另一组HVA焊垫2则从左下侧绕长的外围走线4到右上角后进入面板5内部，从而提供面板5所需检测信号。目前该外围走线3和4通常只做第一层金属(M1)单层金属走线，且无ESD防护电路设计，因此外围走线3和4在制程过程中，较容易积累静电，而后在焊垫跨线处发生ESD击伤。
发明内容
因此，本发明的目的在于提供一种防止面板外围走线发生静电击伤的结构，提供ESD防护电路，预防面板外围走线发生ESD。
为实现上述目的，本发明提供了一种防止面板外围走线发生静电击伤的结构，包括：由第一金属层制成的作为外围走线的第一金属走线，以及由第二金属层制成的多段第二金属走线；所述多段第二金属走线与第一金属走线上下相对并且沿第一金属走线的走线方向顺序排列，所述第二金属走线与第一金属走线之间设有介电层并且相邻两段第二金属走线之间通过介电层连接；所述多段第二金属走线和第一金属走线之间形成多个电容，其中，所述多个电容中至少包括电容值不相等的两个电容。
其中，所述第一金属层为栅极金属层。
其中，所述第二金属层为源漏极金属层。
其中，所述多段第二金属走线的宽度相同，所述多段第二金属走线的至少两段第二金属走线的长度不同。
其中，各段第二金属走线的长度顺序增加。
其中，包括三段第二金属走线。
其中，所述介电层由非晶硅制成。
其中，所述第一金属走线上覆盖有绝缘层。
其中，所述外围走线为主动型LCD的外围走线。
综上，本发明的防止面板外围走线发生静电击伤的结构在当前外围走线上通过增加一层金属线来做ESD防护电路，达到防静电效果；缩短制程检测时间，降低生产成本，提高良率。
附图说明
下面结合附图，通过对本发明的具体实施方式详细描述，将使本发明的技术方案及其他有益效果显而易见。
附图中，
图1为现有液晶显示面板外围走线设计示意图；
图2为本发明防止面板外围走线发生静电击伤的结构一较佳实施例的原理示意图；
图3为图2所示较佳实施例在阵列制程完成后的示意图。
具体实施方式
参见图2，其为本发明防止面板外围走线发生静电击伤的结构一较佳实施例的原理示意图，为方便显示结构，图2所示为钝化(PV)制程进行前的结构，也就是说去除了钝化层及之后的结构。本发明的防止面板外围走线发生静电击伤的结构，主要包括：由第一金属层制成的作为外围走线的第一金属走线10，以及由第二金属层制成的多段第二金属走线20，在一般的显示面板中，第一金属层可以为由栅极金属形成的栅极金属层，第二金属层可以为由源漏极金属形成的源漏极金属层，也就是第一金属走线10和第二金属走线20都可以通过现有制程制作；所述多段第二金属走线20与第一金属走线10上下相对并且沿第一金属走线10的走线方向顺序排列，所述第二金属走线20与第一金属走线10之间设有介电层30并且相邻两段第二金属走线20之间通过介电层30连接，从而利用第一金属走线10、介电层30和相邻的两段第二金属走线20形成TFT结构，介电层30可以由介电材料如非晶硅制成，根据一般的显示面板结构，第一金属走线10上可以覆盖有绝缘层；多个第二金属走线20和第一金属走线10之间形成多个电容，其中，所述多个电容中至少包括电容值不相等的两个电容。该电容值不相等的两个电容可以相邻也可以不相邻。在该较佳实施例中，所述多段第二金属走线20包括三段：第二金属走线21、第二金属走线22、第二金属走线23，其中，第二金属走线21与第一金属走线10之间形成电容C1、第二金属走线22与第一金属走线10之间形成电容C2、第三金属走线23与第一金属走线10之间形成电容C3，电容C1、电容C2和电容C3中至少有两个电容的电容值不相等。
一般为了简化设计，可以设定第一金属走线10和第二金属走线20的宽度不变，此时对于第二金属走线20和相对的第一金属走线10作为相对的电极所形成的多个电容C1、C2、C3，可以通过设定各段第二金属走线20的长度来控制电容值。如图2所示，包括三段第二金属走线20，各段第二金属走线20的长度H1、H2、H3可以设定为顺序增加。
本发明的防止面板外围走线发生静电击伤的结构适用于所有主动型LCD的产品，外围走线为主动型LCD的GOA电路及有效显示区的外围走线。
本发明新型防面板外围走线发生ESD击伤线路的设计包含自身电容式ESD。如图2所示，其中H1、H2、H3、H4代表走线长度，H1＜H2＜H3＜H4，C1、C2、C3分别对应代表第一金属层与第二金属层间形成的电容，由于走线长度差异，所以C1<C2<C3。在第二金属层制程也就是源漏极制程完成后，该电容ESD即可起作用。当第一金属层的长走线积累了较大静电电压V4后，第二金属层上积累较小的静电电压V1、V2、V3，则V1与V2间的TFT打开放电，而第一金属层上大静电电压V4也与V1、V2、V3之间形成大压差，从而在第一金属层也就是面板外围走线与第二金属层之间形成静电泄放路径，从而可以保护正常HVA焊垫处跨线或其他位置存在跨线的区域避免发生静电击伤。
参见图3，其为图2所示较佳实施例在阵列制程完成后的示意图。当阵列(Array)段制程完成后，显示面板的上下基板一般会通过导电框胶40进行粘接，此时位于边缘的第二金属走线21和相对的第一金属走线10可能会通过导电框胶40的金球50导通，但是并不影响第一金属走线10和其余第二金属走线20之间形成防静电功能，作用原理与图2所示相同，利用不同长度H1、H2的第二金属走线20形成不同的电容C1、C2，进而产生静电防护功能。
本发明防止面板外围走线发生静电击伤的结构只在原有外围走线上增加一层金属层，且无新增光罩；利用两层金属走线间静电积累差异做一个静电放电路径。本发明中，第二金属层成膜后，通过自身第一金属层上的第二金属层金属块形成一个电容，同时结合TFT器件，则可根据聚集静电量不同形成一个压差来导通TFT，形成一个静电消耗路径，做到静电防护功能。
综上，本发明的防止面板外围走线发生静电击伤的结构在当前外围走线上通过增加一层金属线来做ESD防护电路，达到防静电效果；缩短制程检测时间，降低生产成本，提高良率。
以上所述，对于本领域的普通技术人员来说，可以根据本发明的技术方案和技术构思作出其他各种相应的改变和变形，而所有这些改变和变形都应属于本发明后附的权利要求的保护范围。

Claims (9)

1.一种防止面板外围走线发生静电击伤的结构，其特征在于，包括：由第一金属层制成的作为外围走线的第一金属走线，以及由第二金属层制成的多段第二金属走线；所述多段第二金属走线与第一金属走线上下相对并且沿第一金属走线的走线方向顺序排列，所述第二金属走线与第一金属走线之间设有介电层并且相邻两段第二金属走线之间通过介电层连接；所述多段第二金属走线和第一金属走线之间形成多个电容，其中，所述多个电容中至少包括电容值不相等的两个电容。
2.如权利要求1所述的防止面板外围走线发生静电击伤的结构，其特征在于，所述第一金属层为栅极金属层。
3.如权利要求1所述的防止面板外围走线发生静电击伤的结构，其特征在于，所述第二金属层为源漏极金属层。
4.如权利要求1所述的防止面板外围走线发生静电击伤的结构，其特征在于，所述多段第二金属走线的宽度相同，所述多段第二金属走线的至少两段第二金属走线的长度不同。
5.如权利要求4所述的防止面板外围走线发生静电击伤的结构，其特征在于，各段第二金属走线的长度顺序增加。
6.如权利要求5所述的防止面板外围走线发生静电击伤的结构，其特征在于，包括三段第二金属走线。
7.如权利要求1所述的防止面板外围走线发生静电击伤的结构，其特征在于，所述介电层由非晶硅制成。
8.如权利要求1所述的防止面板外围走线发生静电击伤的结构，其特征在于，所述第一金属走线上覆盖有绝缘层。
9.如权利要求1所述的防止面板外围走线发生静电击伤的结构，所述外围走线为主动型LCD的外围走线。
CN201711086287.4A 2017-11-07 2017-11-07 防止面板外围走线发生静电击伤的结构 Active CN107807467B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201711086287.4A CN107807467B (zh) 2017-11-07 2017-11-07 防止面板外围走线发生静电击伤的结构
PCT/CN2017/116279 WO2019090894A1 (zh) 2017-11-07 2017-12-14 防止面板外围走线发生静电击伤的结构
US15/744,808 US20200081304A1 (en) 2017-11-07 2017-12-14 Structure of preventing electrostatic breakdown of a panel peripheral wiring

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711086287.4A CN107807467B (zh) 2017-11-07 2017-11-07 防止面板外围走线发生静电击伤的结构

Publications (2)

Publication Number Publication Date
CN107807467A true CN107807467A (zh) 2018-03-16
CN107807467B CN107807467B (zh) 2023-08-22

Family

ID=61591198

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711086287.4A Active CN107807467B (zh) 2017-11-07 2017-11-07 防止面板外围走线发生静电击伤的结构

Country Status (3)

Country Link
US (1) US20200081304A1 (zh)
CN (1) CN107807467B (zh)
WO (1) WO2019090894A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3886164A4 (en) * 2018-11-22 2022-07-27 Boe Technology Group Co., Ltd. ARRAY SUBSTRATE, ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT AND INDICATOR

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20210033120A (ko) * 2019-09-17 2021-03-26 삼성디스플레이 주식회사 표시 장치

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006350243A (ja) * 2005-06-20 2006-12-28 Fujifilm Holdings Corp 表示装置
CN101231398A (zh) * 2007-01-24 2008-07-30 胜华科技股份有限公司 具静电抑制措施的液晶面板
US20110157071A1 (en) * 2009-12-30 2011-06-30 Yen-Liang Huang Capacitive touch display panel and capacitive touch board
CN104113975A (zh) * 2013-04-19 2014-10-22 业鑫科技顾问股份有限公司 静电释放装置及其操作方法
CN104698710A (zh) * 2015-04-01 2015-06-10 上海天马微电子有限公司 一种阵列基板以及液晶显示装置
US20170110479A1 (en) * 2015-10-16 2017-04-20 Innolux Corporation Display device
CN106896609A (zh) * 2017-04-28 2017-06-27 厦门天马微电子有限公司 一种阵列基板及包括其的显示装置
CN107145015A (zh) * 2017-06-30 2017-09-08 武汉华星光电技术有限公司 一种显示面板
CN206863403U (zh) * 2017-11-07 2018-01-09 深圳市华星光电半导体显示技术有限公司 防止面板外围走线发生静电击伤的结构

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102534053B1 (ko) * 2016-10-17 2023-05-18 삼성디스플레이 주식회사 표시 장치

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006350243A (ja) * 2005-06-20 2006-12-28 Fujifilm Holdings Corp 表示装置
CN101231398A (zh) * 2007-01-24 2008-07-30 胜华科技股份有限公司 具静电抑制措施的液晶面板
US20110157071A1 (en) * 2009-12-30 2011-06-30 Yen-Liang Huang Capacitive touch display panel and capacitive touch board
CN104113975A (zh) * 2013-04-19 2014-10-22 业鑫科技顾问股份有限公司 静电释放装置及其操作方法
CN104698710A (zh) * 2015-04-01 2015-06-10 上海天马微电子有限公司 一种阵列基板以及液晶显示装置
US20160291430A1 (en) * 2015-04-01 2016-10-06 Shanghai Tianma Micro-electronics Co., Ltd. Array substrate and liquid crystal display device
US20170110479A1 (en) * 2015-10-16 2017-04-20 Innolux Corporation Display device
CN106896609A (zh) * 2017-04-28 2017-06-27 厦门天马微电子有限公司 一种阵列基板及包括其的显示装置
CN107145015A (zh) * 2017-06-30 2017-09-08 武汉华星光电技术有限公司 一种显示面板
CN206863403U (zh) * 2017-11-07 2018-01-09 深圳市华星光电半导体显示技术有限公司 防止面板外围走线发生静电击伤的结构

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3886164A4 (en) * 2018-11-22 2022-07-27 Boe Technology Group Co., Ltd. ARRAY SUBSTRATE, ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT AND INDICATOR

Also Published As

Publication number Publication date
CN107807467B (zh) 2023-08-22
US20200081304A1 (en) 2020-03-12
WO2019090894A1 (zh) 2019-05-16

Similar Documents

Publication Publication Date Title
CN103150047B (zh) 集成触摸屏中的公共电极连接
CN106226961B (zh) 一种coa阵列基板及显示装置
JP4260250B2 (ja) 静電気保護回路を有する液晶表示装置及びこの回路を利用した表示検査方法
CN206301112U (zh) 一种阵列基板及显示装置
CN107807480B (zh) 显示装置
CN100416344C (zh) 主动元件阵列基板、液晶显示面板与两者的检测方法
CN206863403U (zh) 防止面板外围走线发生静电击伤的结构
CN106020530B (zh) 一种触控显示面板和触控显示装置
CN100580536C (zh) 液晶显示装置的阵列基板及其制造方法
US20150380349A1 (en) Goa circuit of array substrate and display apparatus
CN101082746B (zh) 显示装置
KR20030063131A (ko) 액정 표시 장치 및 화상 표시 장치
CN102314013A (zh) 液晶显示面板及其制造方法
CN102799033A (zh) 显示面板及其制作方法、显示装置
US20070058096A1 (en) Storage capacitor structure for liquid crystal display
CN206301110U (zh) 显示基板及显示装置
US20180204829A1 (en) Array substrate and display device
US20140160416A1 (en) Array substrate for tft-led, method of manufacturing the same, and display device
CN107976852A (zh) 阵列基板、显示面板与显示装置
US6384878B1 (en) Liquid crystal display having an electrostatic protection circuit
CN105182648A (zh) 液晶显示面板结构及液晶显示面板esd监控方法
CN103019476A (zh) 触摸显示装置及其制作方法、显示器件
WO2018192335A1 (zh) 显示面板及显示装置
CN100454554C (zh) 静电放电保护结构及包括其的薄膜晶体管基板
CN107807467A (zh) 防止面板外围走线发生静电击伤的结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant