CN107210263A - 在集成电路或印刷电路板中形成导电及电阻电路结构的方法 - Google Patents
在集成电路或印刷电路板中形成导电及电阻电路结构的方法 Download PDFInfo
- Publication number
- CN107210263A CN107210263A CN201680009910.3A CN201680009910A CN107210263A CN 107210263 A CN107210263 A CN 107210263A CN 201680009910 A CN201680009910 A CN 201680009910A CN 107210263 A CN107210263 A CN 107210263A
- Authority
- CN
- China
- Prior art keywords
- metal nanoparticle
- deposited
- nanoparticle material
- conductive
- deposited metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistors, capacitors or inductors incorporating printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
- H05K1/097—Inks comprising nanoparticles and specially adapted for being sintered at low temperature
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1283—After-treatment of the printed patterns, e.g. sintering or curing methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/201—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits
- H10D84/204—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors
- H10D84/209—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of only components covered by H10D1/00 or H10D8/00, e.g. RLC circuits of combinations of diodes or capacitors or resistors of only resistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/498—Resistive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/097—Cleaning
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
- H10W70/68—Shapes or dispositions thereof
- H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1131—Sintering, i.e. fusing of metal particles to achieve or improve electrical conductivity
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1157—Using means for chemical reduction
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Nanotechnology (AREA)
- Dispersion Chemistry (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/674,809 | 2015-03-31 | ||
| US14/674,809 US10390433B2 (en) | 2015-03-31 | 2015-03-31 | Methods of forming conductive and resistive circuit structures in an integrated circuit or printed circuit board |
| PCT/US2016/025442 WO2016161212A1 (en) | 2015-03-31 | 2016-03-31 | Methods of forming conductive and resistive circuit structures in an integrated circuit or printed circuit board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107210263A true CN107210263A (zh) | 2017-09-26 |
Family
ID=57007343
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201680009910.3A Pending CN107210263A (zh) | 2015-03-31 | 2016-03-31 | 在集成电路或印刷电路板中形成导电及电阻电路结构的方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10390433B2 (https=) |
| EP (1) | EP3278359A4 (https=) |
| JP (1) | JP6820136B2 (https=) |
| CN (1) | CN107210263A (https=) |
| WO (1) | WO2016161212A1 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111584483A (zh) * | 2019-02-19 | 2020-08-25 | 半导体组件工业公司 | 形成半导体器件的方法及其结构 |
| CN111683770A (zh) * | 2018-01-31 | 2020-09-18 | 荷兰应用科学研究会(Tno) | 用于产生和烧结细微线条和图案的方法和装置 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10643944B2 (en) * | 2018-07-30 | 2020-05-05 | Texas Instruments Incorporated | Additively manufactured programmable resistive jumpers |
| CN114142246B (zh) * | 2021-11-24 | 2023-06-23 | 中国人民解放军空军工程大学 | 一种基于渐变阻抗的宽频大角度超材料吸波体及制备方法 |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3741916A1 (de) * | 1987-12-10 | 1989-06-22 | Heino Pachschwoell | Verfahren zum aushaerten von klebstoffen auf kunststoffbasis |
| JPH08250303A (ja) * | 1995-03-15 | 1996-09-27 | Mitsubishi Electric Corp | 厚膜抵抗素子とその製造方法 |
| US20040214452A1 (en) * | 2002-10-18 | 2004-10-28 | William Freeman | Method for optically trimming electronic components |
| CN103500701A (zh) * | 2013-10-18 | 2014-01-08 | 中国科学院微电子研究所 | 一种制备纳米器件的方法 |
| CN104160457A (zh) * | 2012-03-09 | 2014-11-19 | 昭和电工株式会社 | 透明导电图案的制造方法 |
| US20150053662A1 (en) * | 2013-08-21 | 2015-02-26 | Goodrich Corporation | Heating elements for aircraft heated floor panels |
Family Cites Families (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| LU38614A1 (https=) | 1959-05-06 | |||
| US3359467A (en) | 1965-02-04 | 1967-12-19 | Texas Instruments Inc | Resistors for integrated circuits |
| US4467311A (en) | 1983-05-02 | 1984-08-21 | Dale Electronics, Inc. | Electrical resistor |
| US4579600A (en) | 1983-06-17 | 1986-04-01 | Texas Instruments Incorporated | Method of making zero temperature coefficient of resistance resistors |
| US5236857A (en) | 1991-10-30 | 1993-08-17 | Texas Instruments Incorporated | Resistor structure and process |
| US5855755A (en) | 1995-06-19 | 1999-01-05 | Lynntech, Inc. | Method of manufacturing passive elements using conductive polypyrrole formulations |
| JPH10228856A (ja) * | 1996-12-11 | 1998-08-25 | Murata Mfg Co Ltd | 過電流保護用厚膜抵抗装置およびそれを用いた過電流保護回路 |
| CA2232517C (en) * | 1997-03-21 | 2004-02-17 | Honda Giken Kogyo Kabushiki Kaisha .) | Functionally gradient material and method for producing the same |
| JP4741045B2 (ja) * | 1998-03-25 | 2011-08-03 | セイコーエプソン株式会社 | 電気回路、その製造方法および電気回路製造装置 |
| US6326256B1 (en) | 1998-12-18 | 2001-12-04 | Texas Instruments Incorporated | Method of producing a laser trimmable thin film resistor in an integrated circuit |
| US6871820B2 (en) * | 1999-06-30 | 2005-03-29 | Mark Conrad Wilksch | Aircraft engine mounting |
| US20030108664A1 (en) * | 2001-10-05 | 2003-06-12 | Kodas Toivo T. | Methods and compositions for the formation of recessed electrical features on a substrate |
| US6889216B2 (en) * | 2002-03-12 | 2005-05-03 | Knowm Tech, Llc | Physical neural network design incorporating nanotechnology |
| US7601406B2 (en) | 2002-06-13 | 2009-10-13 | Cima Nanotech Israel Ltd. | Nano-powder-based coating and ink compositions |
| US7087332B2 (en) * | 2002-07-31 | 2006-08-08 | Sustainable Energy Systems, Inc. | Power slope targeting for DC generators |
| US7682970B2 (en) | 2003-07-16 | 2010-03-23 | The Regents Of The University Of California | Maskless nanofabrication of electronic components |
| JP2006038999A (ja) | 2004-07-23 | 2006-02-09 | Sumitomo Electric Ind Ltd | レーザ照射を用いた導電性回路形成方法と導電性回路 |
| US7235745B2 (en) * | 2005-01-10 | 2007-06-26 | Endicott Interconnect Technologies, Inc. | Resistor material with metal component for use in circuitized substrates, circuitized substrate utilizing same, method of making said ciruitized substrate, and information handling system utilizing said ciruitized substrate |
| US20060163744A1 (en) * | 2005-01-14 | 2006-07-27 | Cabot Corporation | Printable electrical conductors |
| WO2006076607A1 (en) * | 2005-01-14 | 2006-07-20 | Cabot Corporation | Ink-jet printing of passive electricalcomponents |
| US20060163563A1 (en) * | 2005-01-24 | 2006-07-27 | Kurt Ulmer | Method to form a thin film resistor |
| US8461628B2 (en) | 2005-03-18 | 2013-06-11 | Kovio, Inc. | MOS transistor with laser-patterned metal gate, and method for making the same |
| US7449783B2 (en) | 2005-05-05 | 2008-11-11 | Texas Instruments Incorporated | Nonlinear via arrays for resistors to reduce systematic circuit offsets |
| US8398227B2 (en) * | 2007-12-06 | 2013-03-19 | National Institute Of Advanced Industrial Science And Technology | Pattern drawing method and pattern drawing apparatus |
| US8240027B2 (en) * | 2008-01-16 | 2012-08-14 | Endicott Interconnect Technologies, Inc. | Method of making circuitized substrates having film resistors as part thereof |
| JP2012521493A (ja) | 2009-03-24 | 2012-09-13 | イッサム リサーチ ディべロップメント カンパニー オブ ザ ヘブライ ユニバーシティー オブ エルサレム,リミテッド | 低温におけるナノ粒子の焼結プロセス |
| WO2010141296A1 (en) | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Compliant printed circuit semiconductor package |
| DE102010015659A1 (de) * | 2010-04-20 | 2011-10-20 | Giesecke & Devrient Gmbh | Transferverfahren zur Herstellung von Leiterstrukturen mittels Nanotinten |
| EP2745657A4 (en) | 2011-08-19 | 2015-04-29 | Fujifilm Corp | CONDUCTIVE STRUCTURE, METHOD OF MANUFACTURING THEREFOR, PCB AND MANUFACTURING METHOD THEREFOR |
| US9920207B2 (en) | 2012-06-22 | 2018-03-20 | C3Nano Inc. | Metal nanostructured networks and transparent conductive material |
| US8710904B2 (en) | 2012-08-14 | 2014-04-29 | Texas Instruments Incorporated | MOS resistor apparatus and methods |
| US10020807B2 (en) | 2013-02-26 | 2018-07-10 | C3Nano Inc. | Fused metal nanostructured networks, fusing solutions with reducing agents and methods for forming metal networks |
| US9474162B2 (en) * | 2014-01-10 | 2016-10-18 | Freescale Semiocnductor, Inc. | Circuit substrate and method of manufacturing same |
-
2015
- 2015-03-31 US US14/674,809 patent/US10390433B2/en active Active
-
2016
- 2016-03-31 CN CN201680009910.3A patent/CN107210263A/zh active Pending
- 2016-03-31 EP EP16774272.5A patent/EP3278359A4/en active Pending
- 2016-03-31 JP JP2017551706A patent/JP6820136B2/ja active Active
- 2016-03-31 WO PCT/US2016/025442 patent/WO2016161212A1/en not_active Ceased
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3741916A1 (de) * | 1987-12-10 | 1989-06-22 | Heino Pachschwoell | Verfahren zum aushaerten von klebstoffen auf kunststoffbasis |
| JPH08250303A (ja) * | 1995-03-15 | 1996-09-27 | Mitsubishi Electric Corp | 厚膜抵抗素子とその製造方法 |
| US20040214452A1 (en) * | 2002-10-18 | 2004-10-28 | William Freeman | Method for optically trimming electronic components |
| CN104160457A (zh) * | 2012-03-09 | 2014-11-19 | 昭和电工株式会社 | 透明导电图案的制造方法 |
| US20150053662A1 (en) * | 2013-08-21 | 2015-02-26 | Goodrich Corporation | Heating elements for aircraft heated floor panels |
| CN103500701A (zh) * | 2013-10-18 | 2014-01-08 | 中国科学院微电子研究所 | 一种制备纳米器件的方法 |
Non-Patent Citations (1)
| Title |
|---|
| KAMYSHNY ET AL.: "Metal-based Inkjet Inks for Printed Electronics", 《THE OPEN APPLIED PHYSICS JOURNAL》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111683770A (zh) * | 2018-01-31 | 2020-09-18 | 荷兰应用科学研究会(Tno) | 用于产生和烧结细微线条和图案的方法和装置 |
| CN111683770B (zh) * | 2018-01-31 | 2023-10-27 | 荷兰应用科学研究会(Tno) | 用于产生和烧结细微线条和图案的方法和装置 |
| CN111584483A (zh) * | 2019-02-19 | 2020-08-25 | 半导体组件工业公司 | 形成半导体器件的方法及其结构 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3278359A1 (en) | 2018-02-07 |
| WO2016161212A1 (en) | 2016-10-06 |
| JP2018511947A (ja) | 2018-04-26 |
| EP3278359A4 (en) | 2018-10-03 |
| US10390433B2 (en) | 2019-08-20 |
| JP6820136B2 (ja) | 2021-01-27 |
| US20160295696A1 (en) | 2016-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | 3D-printed low-profile single-substrate multi-metal layer antennas and array with bandwidth enhancement | |
| TWI423515B (zh) | 積體電路結構 | |
| KR20100059742A (ko) | 메타물질을 이용한 전송선 설계 방법 | |
| CN107210263A (zh) | 在集成电路或印刷电路板中形成导电及电阻电路结构的方法 | |
| US20260074102A1 (en) | Superconducting tunable inductance | |
| CN107195615A (zh) | 带有屏蔽结构的晶体管、封装器件及其制造方法 | |
| Lin et al. | 3D integration of planar crossbar memristive devices with CMOS substrate | |
| TW201836262A (zh) | 90度集總與分散式杜赫阻抗反相器 | |
| Wu et al. | Monopoles loaded with 3-D-printed dielectrics for future wireless intrachip communications | |
| TW201834386A (zh) | 用於結合杜赫放大器訊號與90度集總與分散式阻抗反相器的方法 | |
| CN100490147C (zh) | 电子器件接线方法和结构 | |
| Patel et al. | Antenna with three dimensional 3D printed substrates | |
| US20220020689A1 (en) | Inductor device wiring architecture, integrated circuit, and communications device | |
| Rahimi et al. | High-Q on-chip capacitors featuring “self-inductance cancellation” for RF and mm-Wave applications | |
| Cao et al. | Frequency tuned Minkowski island fractals RHCP antenna optimised for three‐band GPS receiver | |
| Kim et al. | Koch fractal shape microstrip bandpass filters on high resistivity silicon for the suppression of the 2nd harmonic | |
| CN105023878B (zh) | 集成电路及其使用的多晶体半导体电阻及制造方法 | |
| DE10218530A1 (de) | Integrierte Schaltung mit thermisch abgeschirmter elektrischer Widerstandsbahn | |
| US9712130B2 (en) | Passive device cell and fabrication process thereof | |
| US9407976B2 (en) | Photonically routed transmission line | |
| US9646929B2 (en) | Making an efuse | |
| Lam et al. | A 50-Ohm semi-enclosed stripline design in a 90-nm CMOS Process for silicon-based monolithic microwave wave integrated circuits | |
| US10499491B2 (en) | Circuit obfuscation using differing dielectric constants | |
| Mashayekhi et al. | Chip-by-chip configurable interconnection using digital printing techniques | |
| Cho et al. | Fully Inkjet-printed dual-mode ring bandpass filter using a cross-bridge structure embedded with a metal–insulator–metal capacitor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170926 |