CN106160447A - A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit - Google Patents

A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit Download PDF

Info

Publication number
CN106160447A
CN106160447A CN201610540135.6A CN201610540135A CN106160447A CN 106160447 A CN106160447 A CN 106160447A CN 201610540135 A CN201610540135 A CN 201610540135A CN 106160447 A CN106160447 A CN 106160447A
Authority
CN
China
Prior art keywords
circuit
time
source voltage
down tube
drain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610540135.6A
Other languages
Chinese (zh)
Inventor
张英
秦海鸿
董耀文
余俊月
刘赛德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University of Aeronautics and Astronautics
Original Assignee
Nanjing University of Aeronautics and Astronautics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University of Aeronautics and Astronautics filed Critical Nanjing University of Aeronautics and Astronautics
Priority to CN201610540135.6A priority Critical patent/CN106160447A/en
Publication of CN106160447A publication Critical patent/CN106160447A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/38Means for preventing simultaneous conduction of switches
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/38Means for preventing simultaneous conduction of switches
    • H02M1/385Means for preventing simultaneous conduction of switches with means for correcting output voltage deviations introduced by the dead time
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Abstract

The invention discloses a kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit, Integrated comparative grid voltage drops to the time of threshold voltage, channel current fall time, drain-source voltage rise time and presets maximum Dead Time;Grid voltage drops to the time of threshold voltage can be according to raster data model equivalent circuit calculating gained;Channel current is chosen under off-line state fall time, the channel current fall time under heavy duty, hot conditions;Using the upper, lower tube auxiliary circuit gate source voltage trailing edge by marginal detector switch tube and drain-source voltage trailing edge to detect, the difference between the two is the drain-source voltage rise time.By comparing these time, the optimum Dead Time of output, through above-mentioned optimum Dead Time after the cut-off signals output of switching tube, be corresponding switching tube opens signal output time.The present invention, on the premise of ensureing system functional reliability, effectively reduces the power attenuation that Dead Time causes, improves changer work efficiency.

Description

A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit
Technical field
The present invention relates to a kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit, belong to brachium pontis Time Control Technique field, circuit dead band.
Background technology
In the design of bridge arm circuit, in order to avoid upper, lower tube simultaneously turns on, bridge arm direct pass phenomenon occurs, need at PWM Control signal arranges Dead Time, but when dead band time setting is too short, upper, lower tube easily occurs to lead directly to cause excessive merit Consumption or even fault;And when dead band time setting is long, can drop because of fly-wheel diode ON time long increase circuit loss again Inefficient.Therefore, for voltage source type converter, the setting of Dead Time has much relations with whole aircraft reliability and efficiency. It addition, the length of Dead Time also can produce impact to the output voltage quality of power inverter.
For SiC base voltage source code converter, owing to SiC device switching speed is fast, Dead Time sets changer Can affect the most prominent.First, Dead Time is relevant with the switch time of device, and the switch time of SiC device and load Size has relatively Important Relations.Traditional method to set up of Dead Time is by measuring switching device under heavy duty, high temperature operating conditions Turn-off time, Dead Time is set on this basis, if SiC base voltage source code converter is still adopted in this way, can lead The lethal zone time is excessive, it is impossible to gives full play to the performance advantage that SiC device is brought to changer, and can cause fly-wheel diode Loss increase.Visible, the Reasonable adjustment of Dead Time is extremely important for SiC base voltage code converter.
Summary of the invention
The technical problem to be solved is: provide a kind of Dead Time being applicable to SiC base brachium pontis power circuit Optimal control method, the setting to voltage source type converter brachium pontis breaker in middle device Dead Time is optimized adjustment, is ensureing On the premise of system reliability, reduce the power attenuation brought by Dead Time, improve the work efficiency of changer.
The present invention solves above-mentioned technical problem by the following technical solutions:
A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit, this optimal control method will be real Time the switching tube drain-source voltage rise time t that obtains of on-line measurementvr, calculated grid voltage drop to threshold voltage time Between tgs, channel current t fall time that obtains of off-line measurementcf, preset maximum Dead Time tdt(max)Input microcontroller together In device, above-mentioned four kinds of times are compared by microcontroller according to the following formula that compares, and export optimum Dead Time tdt(opt); The described formula that compares is:
t d t ( o p t ) = m i n ( m a x ( t c f ( I L ( m a x ) , T j ( m a x ) ) , t v r , t g s ) , t d t ( m a x ) ) ,
Wherein,When representing load maximum, junction temperature high workload condition, the channel current that off-line measurement obtains Fall time.
As a preferred embodiment of the present invention, described switching tube drain-source voltage rise time tvrMeasuring method be:
In upper pipe circuit add gate source voltage testing circuit H, drain-source voltage testing circuit H, marginal detector H, on manage Auxiliary adjustment circuit, upper pipe signal isolation circuit;Gate source voltage testing circuit L, drain-source voltage detection is added in down tube circuit Circuit L, marginal detector L, down tube auxiliary adjustment circuit, down tube signal isolation circuit;In whole SiC base brachium pontis power circuit Add signal isolation circuit;
When upper pipe turns off, marginal detector H is electric with the upper pipe grid source of certain frequency detection by gate source voltage testing circuit H Pressure, when upper pipe gate source voltage declines, marginal detector H output pulse signal sH1, send into upper pipe auxiliary through signal isolation circuit Regulation circuit, upper pipe auxiliary adjustment circuit output feedback signal sH(aux), feed back to marginal detector through upper pipe signal isolation circuit H, meanwhile, upper pipe auxiliary adjustment circuit output upper tube gate source voltage trailing edge tH(aux);In like manner, down tube auxiliary adjustment circuit passes through Drain-source voltage testing circuit L detects down tube gate source voltage trailing edge tL(aux), tH(aux)And tL(aux)Difference be tvr
When down tube turns off, marginal detector L is electric with certain frequency detection down tube grid source by gate source voltage testing circuit L Pressure, when down tube gate source voltage declines, marginal detector L output pulse signal sL1, send into down tube auxiliary through signal isolation circuit Regulation circuit, down tube auxiliary adjustment circuit output feedback signal sL(aux), feed back to marginal detector through down tube signal isolation circuit L, meanwhile, down tube auxiliary adjustment circuit output lower tube gate source voltage trailing edge tL(aux);In like manner, upper pipe auxiliary adjustment circuit passes through Pipe drain-source voltage trailing edge t in drain-source voltage testing circuit H detectionH(aux), tL(aux)And tH(aux)Difference be tvr
As a preferred embodiment of the present invention, described grid voltage drops to the time t of threshold voltagegsComputational methods For: can be calculated according to raster data model equivalent circuit, described raster data model equivalent circuit is by gate driver circuit equivalent resistance, grid The input capacitance of polar circuit equivalent inductance, source electrode common mode inductance and switching tube is in series.
As a preferred embodiment of the present invention, described grid voltage drops to the time t of threshold voltagegsBy following second order Circuit equation is tried to achieve:
LC i s s d 2 u G S dt g s 2 + R G C i s s du G S dt g s + u G S = 0 ,
Wherein, L is grid circuit equivalent inductance and source electrode common mode inductance sum, CissFor the input capacitance of switching tube, uGSFor Grid voltage, RGFor gate driver circuit equivalent resistance.
As a preferred embodiment of the present invention, channel current t fall time that described off-line measurement obtainscfFor: off-line Under state, the channel current fall time that measurement obtains when load maximum, junction temperature high workload condition.
The present invention uses above technical scheme compared with prior art, has following technical effect that
1, the present invention is applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, can be according to load feelings Condition adjusts the Dead Time of control signal, on the basis of the reliability ensureing system work, when can be effectively reduced by dead band Between the loss that brings, improve the work efficiency of changer.
2, the present invention is applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, it is possible to give full play to SiC The performance advantage of device, improves complete machine work efficiency.
Accompanying drawing explanation
Fig. 1 is bridge arm type structural circuit schematic diagram.
Fig. 2 is the exemplary control signal schematic diagram of bridge arm structure circuit.
Fig. 3 is gate driver circuit schematic equivalent circuit.
Fig. 4 is drain-source voltage rise time tvrSchematic diagram is affected with load change.
Fig. 5 is the circuit block diagram of Dead Time optimal control method of the present invention.
Fig. 6 is drain-source voltage rise time tvrMeasuring principle waveform diagram.
Fig. 7 is the circuit theory diagrams of Dead Time optimal control method of the present invention.
Detailed description of the invention
Embodiments of the present invention are described below in detail, and the example of described embodiment is shown in the drawings.Below by The embodiment being described with reference to the drawings is exemplary, is only used for explaining the present invention, and is not construed as limiting the claims.
The present invention proposes a kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit, by reality Time detection switching tube duty, can according to loading condition adjust control signal Dead Time, ensure system work Reliability on the basis of, be effectively reduced the loss brought by redundancy Dead Time, improve the work efficiency of changer.
As shown in Figure 2, in the control signal of bridge arm circuit, a switch periods needs arrange two sections of Dead Times, Be respectively as follows: (1) upper pipe to turn off, down tube open before Dead Time (t1~t2);(2) down tube turn off, upper pipe open before dead District time (t3~t4)。
In typical bridge arm structure is applied, during the conducting of upper pipe, load current, by power supply, flows into through upper pipe, brachium pontis midpoint Load end.When upper pipe turns off, at Dead Time (t1~t2In), load current can the change of current extremely afterflow two pole antiparallel with down tube Guan Zhong, now the voltage at brachium pontis midpoint can be undergone mutation, and upper pipe drain-source voltage also can be undergone mutation.During down tube conducting, load electricity Flow by load end, flow into earth point through brachium pontis midpoint, down tube.When down tube turns off, at Dead Time (t3~t4In), load electricity In the fly-wheel diode that the stream supreme pipe of the change of current is in parallel, the voltage at brachium pontis midpoint can be undergone mutation, and down tube drain-source voltage is also dashed forward Become.
Being analyzed from above, in typical bridge arm structure is applied, when upper, lower tube turns off, drain-source voltage all can suddenly change, The two Dead Time adjusted & optimized strategy is identical.When switching tube turns off, switching tube gate source voltage drops to the time of threshold voltage tgsNot only relevant with raster data model loop parameter, also with the time t of loop of power circuit breaker in middle pipe trench road current reduction to zerocf With drain-source voltage rise time tvrRelevant.
In the present invention, switching tube grid voltage drops to the time t of threshold voltagegsCan be by equivalence as shown in Figure 3 Circuit calculates;As shown in Figure 4, switching tube channel current t fall timecfLittle by load effect, heavy duty, high temperature work can be taken Make the measurement result under state;Switching tube drain-source voltage rise time tvrAffected by a load bigger, need online survey in real time Amount;During in order to prevent from loading too small, measure the t of gainedvrBig especially, need to preset maximum Dead Time tdt(max).These times Will be in input microcontroller, microcontroller exports optimum Dead Time by following formula:
t d t ( o p t ) = m i n ( m a x ( t c f ( I L ( m a x ) , T j ( m a x ) ) , t v r , t g s ) , t d t ( m a x ) ) - - - ( 1 )
Specifically comprising the following steps that of this dead band time-optimized adjustment control method
In circuit shown in Fig. 1, upper pipe illustrates as a example by turning off, be to SiC base voltage code converter bridge arm power electricity Road Dead Time is optimized, it is to be appreciated that upper pipe gate source voltage t fall timegs, channel current t fall timecf, drain-source electricity Pressure rise time tvr.Fig. 5 gives Dead Time of the present invention and optimizes circuit block diagram.
Concrete grammar is as follows:
(1) upper pipe gate source voltage t fall timegsCan be calculated by equivalent circuit as shown in Figure 3 and obtain, once it drives Circuit parameter determines, its gate source voltage t fall timegsI.e. can determine that.
(2) due to device channel downslope time tcfIt is difficult to measure, but it is less by load effect, therefore tcfCan Take load maximum, channel current t fall time under the conditions of junction temperature high workloadcf, can be obtained by off-line measurement in advance.
(3) upper pipe drain-source voltage rise time tvrRelevant with load, need to measure in real time.Fig. 6 gives tvrMeasure Principle waveform diagram, in order to determine tvr, needs are two auxiliary circuits of addition in bridge arm circuit: a. gate source voltage testing circuit (GVTD);B. drain-source voltage testing circuit (DVFD).Fig. 7 gives Dead Time optimal control circuit theory diagrams, and GVTD is upper Pipe gate source voltage change detecting circuit, DVFD be down tube drain-source voltage testing circuit (when down tube drain-source voltage drops to zero, upper pipe Drain-source voltage i.e. rises to supply voltage).As it is shown in fig. 7, marginal detector H detects upper pipe grid source by GVTD with certain frequency Voltage, when upper pipe gate source voltage declines, marginal detector H exports sH1, send into microcontroller, microcontroller through signal isolation circuit Upper pipe auxiliary adjustment circuit output feedback signal s in deviceH(aux), feed back to marginal detector through upper pipe signal isolation circuit, improve Detection frequency, prevents error detection.Now, upper pipe auxiliary adjustment circuit output tH(aux).Similar, down tube auxiliary adjustment circuit leads to Cross DVFD and detect down tube drain-source voltage trailing edge, export tL(aux)。tH(aux)And tL(aux)Difference be tvr
(4) from fig. 4, it can be seen that drain-source voltage rising time t during underloadingvrCan be very big, if now selected according to measurement result Taking, dead band time setting is long, therefore needs to preset maximum Dead Time tdt(max), when preventing loading too small, Dead Time is long, Affect changer output voltage quality and overall efficiency.
(5), after microcontroller collects the above-mentioned time, optimum Dead Time output t is selected according to formula (1)dt(opt)。 Upper pipe cut-off signals sHWith optimum Dead Time tdt(opt)It is added and then opens signal S for down tubeL
More than turn off situation for pipe upper in circuit shown in Fig. 1, situation when down tube turns off similarly, it is to be appreciated that down tube Gate source voltage t fall timegs, channel current t fall timecf, drain-source voltage rise time tvr
(1) down tube gate source voltage t fall timegsCan be calculated by equivalent circuit as shown in Figure 3 and obtain.
(2) down tube channel current t fall timecfBy prior off-line measurement load maximum, under the conditions of junction temperature high workload Channel current fall time.
(3) down tube drain-source voltage rise time tvrNeed to measure in real time.The Dead Time optimal control electricity be given according to Fig. 7 Road schematic diagram, GVTD is down tube gate source voltage change detecting circuit, and DVFD is upper pipe drain-source voltage testing circuit (upper pipe drain-source electricity When pressure reduces to zero, down tube drain-source voltage i.e. rises to supply voltage).Marginal detector L is detected with certain frequency by GVTD Down tube gate source voltage, when down tube gate source voltage declines, marginal detector L exports sL1, send into microcontroller through signal isolation circuit Device, down tube auxiliary adjustment circuit output feedback signal s in microcontrollerL(aux), feed back to edge inspection through down tube signal isolation circuit Survey device, improve detection frequency, prevent error detection.Now, down tube auxiliary adjustment circuit output tL(aux).Similar, upper pipe auxiliary is adjusted Economize on electricity road, by pipe drain-source voltage trailing edge in DVFD detection, exports tH(aux)。tL(aux)And tH(aux)Difference be tvr
(4) maximum Dead Time t is presetdt(max), when preventing loading too small, Dead Time is long, affects changer output Quality of voltage and overall efficiency.
(5), after microcontroller collects the above-mentioned time, optimum Dead Time output t is selected according to formula (1)dt(opt)。 Down tube cut-off signals sLWith optimum Dead Time tdt(opt)It is added and then opens signal S for upper pipeH
It is illustrated in figure 3 raster data model equivalent circuit, wherein: udrFor drive voltage signal;RGFor gate driver circuit etc. Effect resistance, for raster data model resistance and switching tube grid endophyte resistance sum;LGFor grid circuit equivalent inductance, LcmFor source Pole common mode inductance, LG+LcmIt is designated as L during calculating;CissFor switching tube input capacitance;uGSFor grid voltage.tgsConcrete meter Calculation process is as follows:
Second-order circuit equation corresponding for Fig. 3 is:
LC i s s d 2 u G S dt 2 + R G C i s s du G S d t + u G S = 0
Its characteristic equation is (characteristic equation is a kind of intermediary that second order differential equation solves):
LCissp2+RGCissP+1=0
Its root is p1、p2:
p 1 = - R G 2 L + ( R G 2 L ) 2 - 1 LC i s s = - δ + δ 2 - ω 0 2
p 2 = - R G 2 L - ( R G 2 L ) 2 - 1 LC i s s = - δ - δ 2 - ω 0 2
Wherein,
Then, uGSThe form solved is:
u G S = u d r p 2 - p 1 ( p 2 e p 1 t - p 1 e p 2 t )
According to different situations, p1、p2Form different:
(1) whenTime:
p1And p2For not wait negative real root, then
u G S = u d r p 2 - p 1 ( p 2 e p 1 t - p 1 e p 2 t ) ;
(2) whenTime:
p1And p2It is a pair conjugation negative root, J is imaginary unit, then
u G S = u d r - j 2 ω [ - ω 0 e j θ e ( - δ + j ω ) · t + ω 0 e - j θ e ( - δ - j ω ) · t ] ;
(3) whenTime:
p1And p2For repeated root,Then
uGS=udre-δt(1+δ·t)。
Above example is only the technological thought that the present invention is described, it is impossible to limit protection scope of the present invention with this, every The technological thought proposed according to the present invention, any change done on the basis of technical scheme, each fall within scope Within.

Claims (5)

1. the Dead Time optimal control method being applicable to SiC base brachium pontis power circuit, it is characterised in that this optimal control The switching tube drain-source voltage rise time t that real-time online measuring is obtained by methodvr, calculated grid voltage drop to threshold value The time t of voltagegs, channel current t fall time that obtains of off-line measurementcf, preset maximum Dead Time tdt(max)The most defeated Entering in microcontroller, above-mentioned four kinds of times are compared by microcontroller according to the following formula that compares, and when exporting optimum dead band Between tdt(opt);The described formula that compares is:
t d t ( o p t ) = m i n ( m a x ( t c f ( I L ( m a x ) , T j ( m a x ) ) , t v r , t g s ) , t d t ( m a x ) ) ,
Wherein,When representing load maximum, junction temperature high workload condition, the channel current that off-line measurement obtains declines Time.
The most according to claim 1, be applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, its feature exists In, described switching tube drain-source voltage rise time tvrMeasuring method be:
In upper pipe circuit add gate source voltage testing circuit H, drain-source voltage testing circuit H, marginal detector H, on pipe auxiliary Regulation circuit, upper pipe signal isolation circuit;Gate source voltage testing circuit L, drain-source voltage testing circuit is added in down tube circuit L, marginal detector L, down tube auxiliary adjustment circuit, down tube signal isolation circuit;Whole SiC base brachium pontis power circuit adds Signal isolation circuit;
When upper pipe turns off, marginal detector H detects upper pipe gate source voltage by gate source voltage testing circuit H with certain frequency, When upper pipe gate source voltage declines, marginal detector H output pulse signal sH1, send into upper pipe auxiliary adjustment through signal isolation circuit Circuit, upper pipe auxiliary adjustment circuit output feedback signal sH(aux), feed back to marginal detector H through upper pipe signal isolation circuit, with Time, upper pipe auxiliary adjustment circuit output upper tube gate source voltage trailing edge tH(aux);In like manner, down tube auxiliary adjustment circuit passes through drain-source Voltage detecting circuit L detects down tube gate source voltage trailing edge tL(aux), tH(aux)And tL(aux)Difference be tvr
When down tube turns off, marginal detector L detects down tube gate source voltage by gate source voltage testing circuit L with certain frequency, When down tube gate source voltage declines, marginal detector L output pulse signal sL1, send into down tube auxiliary adjustment through signal isolation circuit Circuit, down tube auxiliary adjustment circuit output feedback signal sL(aux), feed back to marginal detector L through down tube signal isolation circuit, with Time, down tube auxiliary adjustment circuit output lower tube gate source voltage trailing edge tL(aux);In like manner, upper pipe auxiliary adjustment circuit passes through drain-source Pipe drain-source voltage trailing edge t in voltage detecting circuit H detectionH(aux), tL(aux)And tH(aux)Difference be tvr
The most according to claim 1, be applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, its feature exists In, described grid voltage drops to the time t of threshold voltagegsComputational methods be: according to raster data model equivalent circuit calculate can , described raster data model equivalent circuit by gate driver circuit equivalent resistance, grid circuit equivalent inductance, source electrode common mode inductance and The input capacitance of switching tube is in series.
The most according to claim 3, be applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, its feature exists In, described grid voltage drops to the time t of threshold voltagegsTried to achieve by following second-order circuit equation:
LC i s s d 2 u G S dt g s 2 + R G C i s s du G S dt g s + u G S = 0 ,
Wherein, L is grid circuit equivalent inductance and source electrode common mode inductance sum, CissFor the input capacitance of switching tube, uGSFor grid Voltage, RGFor gate driver circuit equivalent resistance.
The most according to claim 1, be applicable to the Dead Time optimal control method of SiC base brachium pontis power circuit, its feature exists In, channel current t fall time that described off-line measurement obtainscfFor: under off-line state, junction temperature high workload maximum in load The channel current fall time that during condition, measurement obtains.
CN201610540135.6A 2016-07-08 2016-07-08 A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit Pending CN106160447A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610540135.6A CN106160447A (en) 2016-07-08 2016-07-08 A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610540135.6A CN106160447A (en) 2016-07-08 2016-07-08 A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit

Publications (1)

Publication Number Publication Date
CN106160447A true CN106160447A (en) 2016-11-23

Family

ID=58062335

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610540135.6A Pending CN106160447A (en) 2016-07-08 2016-07-08 A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit

Country Status (1)

Country Link
CN (1) CN106160447A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108011509A (en) * 2018-01-15 2018-05-08 国网安徽省电力公司合肥供电公司 Dead band generative circuit based on inductance
CN108649785A (en) * 2018-05-31 2018-10-12 中国矿业大学 Two level converter the dead time method of SiC MOSFET three-phases
CN109687738A (en) * 2018-12-29 2019-04-26 绍兴光大芯业微电子有限公司 Realize the anti-circuit structure for ganging up function of bridge circuit
CN112434400A (en) * 2020-10-15 2021-03-02 北京交通大学 MOSFET grid source voltage interference conduction path model
CN112532080A (en) * 2020-12-01 2021-03-19 复旦大学 High-efficiency control method and device for silicon carbide power electronic converter and converter
CN113131723A (en) * 2021-04-15 2021-07-16 中国矿业大学 Half-bridge circuit dead zone optimization setting method suitable for enhanced gallium nitride device
CN114019272A (en) * 2021-10-18 2022-02-08 清华大学 Current converter test circuit and test method
CN114362612A (en) * 2021-11-30 2022-04-15 河北汉光重工有限责任公司 PWM power amplification circuit based on P-channel and N-channel MOSFET
CN117578902A (en) * 2023-11-23 2024-02-20 南京航空航天大学 Inverter circuit control method for realizing self-adaptive dead time optimization

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103733500A (en) * 2011-09-30 2014-04-16 株式会社日立制作所 Semiconductor drive circuit and power conversion apparatus using same
CN105337525A (en) * 2015-11-01 2016-02-17 华南理工大学 Half-bridge inverter eliminating dead zone time energy backflow, and control method thereof
CN105634261A (en) * 2016-03-01 2016-06-01 南京航空航天大学 Normally open SiC JFET drive circuit with through protection

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103733500A (en) * 2011-09-30 2014-04-16 株式会社日立制作所 Semiconductor drive circuit and power conversion apparatus using same
CN105337525A (en) * 2015-11-01 2016-02-17 华南理工大学 Half-bridge inverter eliminating dead zone time energy backflow, and control method thereof
CN105634261A (en) * 2016-03-01 2016-06-01 南京航空航天大学 Normally open SiC JFET drive circuit with through protection

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ZHEYU ZHANG,ET.AL.: "Dead-time optimization of SiC devices for voltage source converter", 《APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2015 IEEE》 *

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108011509A (en) * 2018-01-15 2018-05-08 国网安徽省电力公司合肥供电公司 Dead band generative circuit based on inductance
CN108649785A (en) * 2018-05-31 2018-10-12 中国矿业大学 Two level converter the dead time method of SiC MOSFET three-phases
CN109687738A (en) * 2018-12-29 2019-04-26 绍兴光大芯业微电子有限公司 Realize the anti-circuit structure for ganging up function of bridge circuit
CN109687738B (en) * 2018-12-29 2020-12-18 绍兴光大芯业微电子有限公司 Circuit structure for realizing series connection prevention function of bridge circuit
CN112434400A (en) * 2020-10-15 2021-03-02 北京交通大学 MOSFET grid source voltage interference conduction path model
CN112532080A (en) * 2020-12-01 2021-03-19 复旦大学 High-efficiency control method and device for silicon carbide power electronic converter and converter
CN113131723A (en) * 2021-04-15 2021-07-16 中国矿业大学 Half-bridge circuit dead zone optimization setting method suitable for enhanced gallium nitride device
CN114019272A (en) * 2021-10-18 2022-02-08 清华大学 Current converter test circuit and test method
CN114362612A (en) * 2021-11-30 2022-04-15 河北汉光重工有限责任公司 PWM power amplification circuit based on P-channel and N-channel MOSFET
CN117578902A (en) * 2023-11-23 2024-02-20 南京航空航天大学 Inverter circuit control method for realizing self-adaptive dead time optimization

Similar Documents

Publication Publication Date Title
CN106160447A (en) A kind of Dead Time optimal control method being applicable to SiC base brachium pontis power circuit
CN103675426B (en) Inductive current zero-crossing detection method, circuit and switch power supply with circuit
CN101902122B (en) Cycle-by-cycle current-limiting protection method for VIENNA rectifier and device thereof
CN103219705B (en) The short-circuit protection method of half bridge resonant transformer and device
CN103546021B (en) Current feedback method and current feedback circuit and drive circuit and Switching Power Supply
CN103019294B (en) Maximum power point tracking (MPPT) method of self-adaption disturbance frequency and step
CN108039822A (en) A kind of transient current control method of double active full-bridge direct current converters
CN103795083A (en) Grid connection current soft start and soft stop method and system for photovoltaic grid-connected inverter
CN115561560B (en) Pure hardware implementation control circuit and control method for power device aging test
CN103872690A (en) Method for controlling dynamic voltage restorer based on HHT detection method and PFC
CN104065077A (en) Control method of series voltage compensation device
CN103472283B (en) Voltage detection method and circuit and the Switching Power Supply with this voltage detecting circuit
CN104796003B (en) For the output current counting circuit of inverse-excitation type pwm converter DCM patterns
CN103457498A (en) Motor excitation device and dead-time compensation method thereof
CN105759175A (en) Active frequency shift type island detection method having phase angle offset positive feedback
CN104159357B (en) The control method of a kind of LED illumination circuit output current effective value and power factor and control system thereof
CN103401408B (en) Direct current side circuit of IGCT (integrated gate commutated thyristor) converter/test circuit and method for designing parameters of clamp capacitor and clamp resistor of direct current side circuit
CN103259390B (en) Direct-current transmission converter valve opens the determination method of step current
CN204190642U (en) Based on the load phase adjuster of current follow-up control
CN110620497A (en) Control method and circuit for restraining starting impact current of three-phase PWM rectifier
CN103954845A (en) Method for detecting inductance parameter of levitation electromagnet of medium-low-speed magnetic-levitation train in on-line mode based on resistance
CN103954844A (en) Online detection method of inductance parameters of suspension electromagnet of middle and low speed magnetic-levitation train
CN104485687B (en) The photovoltaic combining inverter PI resonance control method switched based on continuous current mode and discontinuous conduct mode
CN102778599B (en) Method for detecting one-way voltage of solar panel in real time
CN103197123A (en) Method of computing synthetic test attenuation-type recovery voltage

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20161123

WD01 Invention patent application deemed withdrawn after publication