CN105826277A - 封装结构及其制造方法 - Google Patents

封装结构及其制造方法 Download PDF

Info

Publication number
CN105826277A
CN105826277A CN201610326353.XA CN201610326353A CN105826277A CN 105826277 A CN105826277 A CN 105826277A CN 201610326353 A CN201610326353 A CN 201610326353A CN 105826277 A CN105826277 A CN 105826277A
Authority
CN
China
Prior art keywords
lead frame
transport element
basal board
pothole
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610326353.XA
Other languages
English (en)
Other versions
CN105826277B (zh
Inventor
吕保儒
李正人
江凯焩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cyntec Co Ltd
Qiankun Science and Technology Co Ltd
Original Assignee
Qiankun Science and Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qiankun Science and Technology Co Ltd filed Critical Qiankun Science and Technology Co Ltd
Publication of CN105826277A publication Critical patent/CN105826277A/zh
Application granted granted Critical
Publication of CN105826277B publication Critical patent/CN105826277B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29339—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/32257—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83401—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/83411—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83439—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83447—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明揭示一种由金属基板和导线架结合组成的封装结构。在一具体实施中，在该金属基板中形成一凹洞，且具有至少一第一输入/输出端子的一第一传导元件于该凹洞中接合。在该金属基板上形成一导线架，且此导线架包含复数个电性连接端用来连接该第一传导元件的至少一第一输入/输出端子。在另一具体实施中，在该导线架的空隙中设置另一传导元件。本发明也揭示一种由金属基板和导线架结合组成的封装结构的制造方法。

Description

封装结构及其制造方法
本案是一件分案申请，母案是申请日为2012年10月12日，申请号为201210387647.5的中国发明专利申请。
技术领域
本发明涉及一种封装结构，特别指一种由金属基板和导线架结合组成的封装结构。
背景技术
导线架(leadframe)是一种被应用在集成电路(IC)封装的材料，其具有不同的型式，例如四边接脚扁平式封装(QFP)、薄小外型封装(TSOP)、小外型晶体管(SOT)或J型接脚小外型封装(SOJ)。凭借组装和互相连结一半导体元件至一导线架来构成封胶(molding)的半导体元件，此结构常常使用塑性材料封胶。一导线架由金属带状物(metalribbon)构成，且具有一桨状物(paddle)(也为已知的晶粒桨状物(diepaddle)，晶粒附加标签(die-attachtab)，或者岛状物(island))，一半导体元件设置在该桨状物上。前述导线架具有复数个导线(lead)不与该桨状物重叠排列。
传统上，集成电路晶片使用晶粒结合(diebond)的方式设置在导线架上。前述晶粒结合的制造程序包含很多步骤：打线(wirebond)、集成电路晶片封胶、切单后测试等等。凭借整合或封装导线架和其他元件，例如电感或电容，可以制造不同的产品。因为制程容易、成熟且信赖性良好，为目前最主要制程之一。然而，这种传统制程有很多的缺点，其包含：a.制程成本高，且须使用模具来完成封胶，因此增加模具开发的成本；b.设计面积只能平面而缺乏设计弹性，产品无法缩小；c.只能封装成单颗元件，并不具模块化的能力；d.散热表现不佳。
因此，本发明提出了一个封装结构及其制造方法来克服上述的缺点。
发明内容
针对现有技术的不足，本发明的目的在于：提供一种封装结构及其制造方法，解决现有结构与方法存在的成本高、不具模块化的能力以及散热表现不佳等问题。
为实现上述目的，本发明采用的技术方案是：
一种封装结构，其特征在于，包含：
一金属基板；
一凹洞，形成在该金属基板上；
一第一传导元件，设在该凹洞内，且具有至少一第一输入/输出端；以及
一第一导线架，设在该金属基板上，其中该第一导线架包含复数个第一电性连接端用来连接该第一传导元件的该至少一第一输入/输出端。
该金属基板具有复数个接脚。
在较佳的技术方案中，进一步包含：
一空隙，形成在该第一导线架中；
一第二传导元件，设在该空隙中，且具有至少一第二输入/输出端，其中该金属基板包含复数个第二电性连接端用来连接该第二传导元件的该至少一第二输入/输出端。
在较佳的技术方案中，该第二传导元件是一电阻。
在较佳的技术方案中，进一步包含一第二导线架，其中该第一导线架与第二导线架设于该金属基板的相对面。
在较佳的技术方案中，该金属基板具有至少一第一空隙，且一第一填充层填入该至少一第一空隙。
在较佳的技术方案中，该第一导线架具有至少一第二空隙，且一第二填充层填入该至少一第二空隙。
在较佳的技术方案中，该第二填充层为一绝缘层。
在较佳的技术方案中，该第一填充层与第二填充层由单一层形成。
在较佳的技术方案中，进一步包含：
一第二传导元件置于该第一导线架上，该第二传导元件具有至少一第二输入/输出端，其中该第一导线架进一步包含复数个第二电性连接端用来连接该第二传导元件的该至少一第二输入/输出端。
在较佳的技术方案中，该金属基板由铜、银或锡其中至少一个所组成。
在较佳的技术方案中，该第一传导元件包含集成电路晶片、金属氧化层场效晶体管、绝缘栅双极晶体管、二极管、电感、电容或电阻其中至少一个。
在较佳的技术方案中，该金属基板是复数个次金属基板所组成。
在较佳的技术方案中，该第一导线架是复数个次导线架所组成。
在较佳的技术方案中，进一步包含一传导层，其设在该第一导线架上。
为实现上述目的，本发明采用的技术方案是：
一种封装结构的制造方法，其特征在于，该方法包含了下列步骤：
a.提供一金属基板；
b.在该金属基板上形成一凹洞；
c.在该凹洞中设置一第一传导元件，该第一传导元件具有至少一第一输入/输出端子；以及
d.在该金属基板上形成一导线架，其中该导线架包含复数个电性连接端用来连接该第一传导元件的该至少一第一输入/输出端。
在较佳的技术方案中，该金属基板具有复数个接脚。
在较佳的技术方案中，该导线架包含一空隙，且步骤d进一步包含在该空隙中设置一第二传导元件。
在较佳的技术方案中，该第二传导元件是一电阻。
在较佳的技术方案中，该导线架包含一空隙，该方法进一步包含下列步骤：
e.在该导线架上形成一绝缘层，该绝缘层填入该空隙。
与现有技术相比较，本发明具有的有益效果是：
1.本发明提供一个封装结构，其包含在金属基板上形成一凹洞，使具有至少一第一输入/输出端子的一第一传导元件于该凹洞中接合；在该金属基板上形成一导线架(例如：向下设置(downset))，在该导线架上设一第二传导元件，该第二传导元件包含至少一第二输入/输出端子，其中该导线架包含复数个电性连接端用来连接该第一传导元件的至少一第一输入/输出端子和该第二传导元件的至少一第二输入/输出端子。由于基板为金属材质，因此具有更佳的散热以及电传导。再者，因为金属基板与导线架直接结合，所以不需复杂的制程。
第一传导元件主要封入在金属基板中，而不是用塑性材料封胶；且凭借表面粘着技术(SMT)的技术，在金属基板上放置一第二传导元件。前述第一传导元件和第二传导元件可以是主动元件，例如集成电路晶片(ICchip)、金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)或二极管等等，或是被动元件，例如电阻、电容或电感等等。第一传导元件和第二传导元件与金属基板(或接脚)直接电性连结，所以不需要额外的印刷电路板作为连结用。另外，利用点胶(dispensing)或涂胶(gluing)取代封胶用来保护第一传导元件。因此，不需要额外的模具开发进而可以节省时间和成本，也较容易设计。因此和在传统集成电路封装结构中使用的导线架和封胶比较，本发明的结构可以制作元件间最短的电路路径，故结构整体的阻抗降低且电性效率增加。
2.本发明提供一个封装结构，其包含在金属基板上形成一凹洞，使具有至少一第一输入/输出端子的一第一传导元件于该凹洞中接合；在该金属基板上形成一导线架(例如：向下设置(downset))，在该导线架上形成一第二凹洞，一第二传导元件具有至少一第二输入/输出端子设于该第二凹洞；一第三传导元件具有至少一第三输入/输出端子设于该导线架上，其中该导线架包含复数个第一电性连接端用来连接该第一传导元件的至少一第一输入/输出端子和该第二传导元件的至少一第二输入/输出端子；其中该金属基板包含复数个第二电性连接端用来连接该第三传导元件的至少一第三输入/输出端子。
3.本发明提供一封装结构的制造方法：提供一金属基板，在该金属基板形成一凹洞；在该凹洞中设置一传导元件，该传导元件具有至少一输入/输出端子；在该金属基板上形成一导线架，其中该导线架包含复数个电性连接端用来连接该传导元件的至少一输入/输出端。
附图说明
图1A为此封装结构的剖面示意图；
图1B为图1A的结构上具有一传导元件的一产品结构示意图；
图1C为图1A的结构上具有一传导元件的另一产品结构示意图；
图1D为另一封装结构的剖面示意图
图2A-图2F为制造图1B的封装结构流程剖面示意图；
图3A-图3H为制造图1C的另一封装结构流程剖面示意图。
附图标记说明：10、20封装结构；11、111、211金属基板；12、112、212导线架；13、113、213填充层；14、114、214绝缘层；15、115、215第一传导元件；16、116、216凹洞；17、41金属基板上表面；18、42金属基板下表面；19、119、151、219空隙；21、121、221第一垫片；22、122、222第二垫片；23、123、224第二传导元件；24、223第三传导元件；25、225薄绝缘层；226开孔。
具体实施方式
本发明的详细说明于随后描述，这里所描述的较佳实施例是作为说明和描述的用途，并非用来限定本发明的范围。
本发明揭示一种由金属基板和导线架结合组成的封装结构。图1A为此封装结构10的剖面示意图。此结构10包含一金属基板11、一导线架12、一填充层13、一绝缘层14以及一第一传导元件15。
金属基板11具有复数个接脚(未示之)可做为输入/输出端子，在接脚的下方放置有复数个垫片(pad)22用来外部电性连结。该金属基板11可以是具有至少一个空隙19的金属架，该金属架由移除金属基板11一个或多个部分而形成。该金属基板11也可以是导线架或是任何其他相等的结构。该金属基板11可由铜、银或锡至少其中一个组成。在一个具体实施中，该金属基板11可以无空隙存在或是具有至少一个空隙19。该空隙19可填入任何适合的填充层13，例如涂胶层(gluinglayer)。金属基板11的外观和形状依垫片22的布局(layout)而定，且金属基板11的接脚经由垫片22电性连结至印刷电路板或另一个传导元件(未示之)，例如集成电路晶片(ICchip)、金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)、二极管、电阻、扼流线圈(choke)或电容等。
在该金属基板11上形成一凹洞16，并利用一般技术(例如：银胶)将传导元件15(例如：集成电路晶片(ICchip)、金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)、二极管、电阻、扼流线圈(choke)或电容)结合于凹洞16中。前述的凹洞16以不同的形式实现，例如，在一个具体实施中，该凹洞16形成于该金属基板11内部，在另一个具体实施中，该凹洞16具有一边和金属基板11的一边对齐，在更另一个具体实施中，该凹洞16具有两边和金属基板11的两边对齐。在一具体实施中，前述金属基板11是复数个次金属基板结合构成，然后在该金属基板11上形成该凹洞16。在一具体实施中，至少一个第一传导元件15结合于凹洞16中。在一具体实施中，该第一传导元件15的输入/输出端子凭借已知的技术，例如打线、金球结合、导线(凭借薄膜制程、印刷制程或电镀)或其结合，电性连接该导线架12。在一个具体实施中，该第一传导元件15的上表面17和金属基板11的上表面18位于同一水平面。
于金属基板11之上形成一导线架12(例如：向下设置(downset))。该导线架12包含复数个电性连接端用来连接该第一传导元件15的复数个接脚和输入/输出端子。在一个具体实施中，为了得到较佳的电性连接，在金属基板11上会设置至少一导线架12。该导线架12具有至少一空隙(未示之)。绝缘层14形成于导线架12之上，且填充该导线架12的空隙。在一个具体实施中，该填充层13与绝缘层14可为同一层。
图1B为图1A的结构10上具有一第二传导元件23的一产品结构20示意图。与结构10相比，该产品结构20进一步包含一第二传导元件23。凭借已知技术例如薄膜制程、印刷制程或其结合，在导线架12上形成复数个第一垫片21，然后在该第一垫片21上放置该第二传导元件23(例如：集成电路晶片(ICchip)、金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)、二极管、电阻、扼流线圈(choke)或电容)。在一个具体实施中，为了得到较佳的电性连接，可在第一垫片21和导线架12之间设置至少一传导层(未示之)。金属基板11下方可设置复数个第二垫片22(或接脚)用来外部电性连接。该第二垫片22可由任何导电的材料组成，例如锡、镍/金合金或其类似物等。该结构20可放置于印刷电路板或与另一传导元件(未示之)(例如：集成电路晶片(ICchip)、金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)、二极管、电阻、扼流线圈(choke)或电容)电性连接，如此该第二传导元件23可经由包含该第一垫片21、该导线架12、该金属基板11(或接脚)和该第二垫片22等传导路径，与该印刷电路板或另一传导元件电性连接。值得说明的是，电性连接方式并不仅局限于前述方式，其根据不同种类的产品和金属基板的制程而有不同的电性连接变化。电性连接方式包含很多方法，但不局限于上面所述，而现有技术者易了解该电性连接方式，在此不进一步描述。
在一个具体实施中，如图1C所示，设置一第三传导元件24于该导线架12的空隙。该第三传导元件凭借一薄绝缘层25与该导线架12隔离。于另一个具体实施如图1D所示，该些导线架12可置于该金属基板11的上表面41及下表面42。
图2A-图2F为制造图1B的封装结构20流程剖面示意图。
如图2A所示，一金属基板111具有至少一空隙119，且至少一凹洞116形成于该金属基板111。如图2B所示，在凹洞116中设置一具有至少一第一输入/输出端子(未示之)的第一传导元件115。然后于凹洞116的剩余部分填充任何适合的材料。如图2C所示，填充一填充层113于该金属基板111的空隙119，例如一涂胶层。如图2D所示，在金属基板111上形成一导线架112(例如：向下设置(downset))。该导线架112可电性连结该第一传导元件115的输入/输出端子和一部分该金属基板111。该导线架112具有至少一空隙151。如图2E所示，绝缘层114形成于导线架112之上，且填充该导线架112的空隙151。该绝缘层114可完整保护该导线架112。该绝缘层114的高度超过该导线架112的高度，如此可在该绝缘层114之上进行后续制程，例如薄膜制程或印刷制程。在一具体实施中，形成图2D中的导线架112和形成一绝缘层114的次序是任意的。在一具体实施中，该填充层113和该绝缘层114可以是相同的或者在同一制程步骤中一并形成。接着，如图2F所示，该绝缘层114可形成开孔(未示之)用来放置复数个第一垫片121，且在该第一垫片121设置至少一第二传导元件123。复数个第二垫片122放置于该金属基板111(或接脚)的下，用来达成上面所述的外部电性连接。该第二传导元件123可经由包含该第一垫片121、该导线架112、该金属基板111(或接脚)和该第二垫片122等传导路径，与该印刷电路板或另一传导元件电性(未示之)连接。
图3A-图3F为制造图1C的另一封装结构30流程剖面示意图。
如图3A所示，一金属基板211具有至少一空隙219，且至少一凹洞216形成于该金属基板211。如图3B所示，在凹洞216中设置一具有至少一第一输入/输出端子(未示之)的第一传导元件215。然后，于凹洞216的剩余部分填充任何适合的材料。如图3C所示，填充一填充层213于该金属基板211的空隙219，例如一涂胶层。如图3D所示，在金属基板211上设置一第二传导元件224。如图3E所示，为了隔离该第二传导元件224与导线架212，沈积一薄绝缘层225覆盖该第二传导元件224，此将于后续描述。为了改善电性，该第二传导元件224与该金属基板211电性连接。该第二传导元件224可以是主动元件或是被动元件，例如金属氧化层场效晶体管、绝缘栅双极晶体管(IGBT)二极管、电阻、扼流线圈(choke)或电容等等。在一个较佳实施中，该第二传导元件224是一电阻。然后，在该薄绝缘层225形成开孔226以曝露该第一传导元件215的输入/输出端子和一部分的金属基板211。如图3F所示，形成一导线架212(例如：向下设置(downset))覆盖于第二传导元件224上，使得该导线架212可经由该开孔226电性连接该第一传导元件215的输入/输出端子和一部分的金属基板211。如图3G所示，形成一厚绝缘层214覆盖该第二传导元件224和一部分该薄绝缘层225。该绝缘层214可完整保护该导线架212。该绝缘层214的高度超过该导线架212的高度，如此可在该绝缘层214之上进行后续制程，例如薄膜制程或印刷制程。在一具体实施中，该填充层213和该绝缘层214可以是相同的或者在同一制程步骤中一并形成。接着，如图3H所示，该绝缘层214可形成开孔(未示之)用来放置复数个第一垫片221，且在该第一垫片221上设置一第三传导元件223。复数个第二垫片222放置于该金属基板211(或接脚)的下，用来外部电性连接。该第三传导元件223可经由包含该第一垫片221、该导线架212、该金属基板211(或接脚)和该第二垫片222等传导路径，与该印刷电路板或另一传导元件电性连接。
从上述实施例描述而知本发明的结构和制造方法可以提供很多的优点，包含：
1.基板由金属构成且其有较佳的散热和电传导的特性。
2.不需使用嵌入式树脂，不需开发额外的模具，节省时间和成本。
3.因为金属基板与导线架直接结合，制程简单。
4.与一般导线架和集成电路封装结构相比，由于本发明的结构可以最短电性路径连接各组成元件，所以能降低总阻抗和增进电性效率，因此有较佳的电性表现。
以上说明对本发明而言只是说明性的，而非限制性的，本领域普通技术人员理解，在不脱离权利要求所限定的精神和范围的情况下，可作出许多修改、变化或等效，但都将落入本发明的保护范围之内。

Claims (11)

1.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有空隙；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内，且具有至少一第一输入/输出端；以及
一第一导线架，设在该金属基板上，其中一绝缘层形成于该第一导线架之上且填入所述的空隙，该第一导线架包含电性连接端用来连接该第一传导元件的该至少一第一输入/输出端至该复数个接脚中的至少一接脚。
2.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有第一空隙，一绝缘层填入所述的第一空隙；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；以及
一导线架，设在该金属基板上，该导线架形成第二空隙；
一第二传导元件，设在所述导线架的该第二空隙中，该导线架包含复数个电性连接端用来连接该第一传导元件与该第二传导元件。
3.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；
一导线架，设在该金属基板的上方；以及
一第二传导元件，设在该导线架的上方，该导线架包含复数个电性连接端用来连接该第一传导元件与该该第二传导元件。
4.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；
一导线架，设在该金属基板的上方；
复数个第一垫片，设在导线架上；
一第二传导元件，设在该导线架的上方并电性连接该复数个第一垫片，该导线架电性连接该第一传导元件与该该第二传导元件。
5.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；
一导线架，设在该金属基板的上方，该导线架包含复数个电性连接端用来连接该第一传导元件与该复数个接脚中的至少一接脚；以及
多个垫片，设在该金属基板的下方，该多个垫片电性连接该复数个接脚。
6.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；
一导线架，设在该金属基板的上方；
复数个第一垫片，设在导线架上；
一第二传导元件，设在该导线架的上方并电性连接该复数个第一垫片，该导线架电性连接该第一传导元件与该该第二传导元件。
复数个第二垫片，设在该金属基板的下方，该复数个第二垫片电性连接该复数个接脚。
7.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有空隙，其中一绝缘层填入所述的空隙；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；以及
一导线架，设在该金属基板上，该导线架是复数个次导线架所组成，该导线架包含复数个电性连接端用来连接该第一传导元件的一第一输入/输出端至该复数个接脚中的至少一接脚。
8.一种封装结构，其特征在于，包含：
一金属基板，包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有空隙，其中一绝缘层填入所述的空隙；
一凹洞，形成在该金属本体上；
一第一传导元件，设在该凹洞内；以及
一导线架，设在该金属基板以及该第一传导元件上。
一传导层，其设在该导线架上；
一第二传导元件置于该传导层上，其中该导线架包含复数个电性连接端用来连接该第一传导元件以及该第二传导元件。
9.一种封装结构的制造方法，其特征在于，该方法包含了下列步骤：
提供一金属基板，该基板包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有空隙；
在该金属本体上形成一凹洞；
在该凹洞中设置一第一传导元件，该第一传导元件具有至少一第一输入/输出端子；以及
在该金属基板上设置一导线架，
形成一绝缘层形成于该导线架上且填入所述的空隙中，其中该导线架包含复数个电性连接端用来连接该第一传导元件的该至少一第一输入/输出端至该复数个接脚中的至少一接脚。
10.一种封装结构的制造方法，其特征在于，该方法包含了下列步骤：
移除一金属基板的多各部分以形成一金属本体以及一复数个接脚；
在该金属本体上形成一凹洞；
在该凹洞中设置一第一传导元件，该第一传导元件具有至少一第一输入/输出端子；以及
在该金属基板上设置一导线架，其中该导线架包含复数个电性连接端用来连接该第一传导元件的该至少一第一输入/输出端至该复数个接脚中的至少一接脚。
11.一种封装结构的制造方法，其特征在于，该方法包含了下列步骤：
提供一金属基板，该基板包含一金属本体以及一复数个接脚，该金属本体以及该复数个接脚之间具有第一空隙；
在该金属本体上形成一凹洞；
在该凹洞中设置一第一传导元件，该第一传导元件具有至少一第一输入/输出端子；以及
在该金属基板上设置一导线架，该导线架形成第二空隙，
形成一绝缘层形成于该导线架上且填入所述第一空隙与第二空隙中，其中该导线架包含复数个电性连接端用来连接该第一传导元件的该至少一第一输入/输出端至该复数个接脚中的至少一接脚。
CN201610326353.XA 2011-10-14 2012-10-12 封装结构及其制造方法 Active CN105826277B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/273,247 2011-10-14
US13/273,247 US10636735B2 (en) 2011-10-14 2011-10-14 Package structure and the method to fabricate thereof
CN201210387647.5A CN103050467B (zh) 2011-10-14 2012-10-12 封装结构及其制造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201210387647.5A Division CN103050467B (zh) 2011-10-14 2012-10-12 封装结构及其制造方法

Publications (2)

Publication Number Publication Date
CN105826277A true CN105826277A (zh) 2016-08-03
CN105826277B CN105826277B (zh) 2018-09-11

Family

ID=48063062

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201610326353.XA Active CN105826277B (zh) 2011-10-14 2012-10-12 封装结构及其制造方法
CN201210387647.5A Active CN103050467B (zh) 2011-10-14 2012-10-12 封装结构及其制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201210387647.5A Active CN103050467B (zh) 2011-10-14 2012-10-12 封装结构及其制造方法

Country Status (3)

Country Link
US (1) US10636735B2 (zh)
CN (2) CN105826277B (zh)
TW (1) TWI485819B (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10373930B2 (en) * 2012-08-10 2019-08-06 Cyntec Co., Ltd Package structure and the method to fabricate thereof
US9655253B2 (en) * 2013-07-25 2017-05-16 Cyntec Co., Ltd. Method of fabrication of encapsulated electronics devices mounted on a redistribution layer
US9859250B2 (en) * 2013-12-20 2018-01-02 Cyntec Co., Ltd. Substrate and the method to fabricate thereof
SG10201400396WA (en) 2014-03-05 2015-10-29 Delta Electronics Int’L Singapore Pte Ltd Package structure and stacked package module with the same
SG10201400390YA (en) 2014-03-05 2015-10-29 Delta Electronics Int L Singapore Pte Ltd Package structure
SG10201604384YA (en) 2016-05-31 2017-12-28 Delta Electronics Int'l (Singapore) Pte Ltd Embedded package structure
JP7398877B2 (ja) * 2019-04-18 2023-12-15 新光電気工業株式会社 半導体装置用ステム及び半導体装置
KR20220163438A (ko) * 2020-04-03 2022-12-09 울프스피드, 인크. 게이트 및/또는 드레인에 대한 탄화규소 관통 비아들을 갖는 트랜지스터 다이를 사용하는 적층형 rf 회로 토폴로지

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030168720A1 (en) * 2002-03-06 2003-09-11 Nichia Corporation Semiconductor device and manufacturing method for same
US20050212078A1 (en) * 2004-03-24 2005-09-29 Youngwoo Kwon Integrated circuit module package and assembly method thereof
US20050275081A1 (en) * 2004-06-12 2005-12-15 Roger Chang Embedded chip semiconductor having dual electronic connection faces
US20100181658A1 (en) * 2009-01-19 2010-07-22 Nec Electronics Corporation Semiconductor device which exposes die pad without covered by interposer and its manufacturing method

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4888449A (en) * 1988-01-04 1989-12-19 Olin Corporation Semiconductor package
US4939316A (en) * 1988-10-05 1990-07-03 Olin Corporation Aluminum alloy semiconductor packages
DE69131784T2 (de) * 1990-07-21 2000-05-18 Mitsui Chemicals, Inc. Halbleiteranordnung mit einer Packung
US5343073A (en) * 1992-01-17 1994-08-30 Olin Corporation Lead frames having a chromium and zinc alloy coating
JPH06295962A (ja) * 1992-10-20 1994-10-21 Ibiden Co Ltd 電子部品搭載用基板およびその製造方法並びに電子部品搭載装置
US5486720A (en) * 1994-05-26 1996-01-23 Analog Devices, Inc. EMF shielding of an integrated circuit package
US6184575B1 (en) * 1994-08-26 2001-02-06 National Semiconductor Corporation Ultra-thin composite package for integrated circuits
JPH09312374A (ja) * 1996-05-24 1997-12-02 Sony Corp 半導体パッケージ及びその製造方法
US6093960A (en) * 1999-06-11 2000-07-25 Advanced Semiconductor Engineering, Inc. Semiconductor package having a heat spreader capable of preventing being soldered and enhancing adhesion and electrical performance
US7091656B2 (en) * 2001-04-20 2006-08-15 Nichia Corporation Light emitting device
US6737750B1 (en) * 2001-12-07 2004-05-18 Amkor Technology, Inc. Structures for improving heat dissipation in stacked semiconductor packages
US7245007B1 (en) * 2003-09-18 2007-07-17 Amkor Technology, Inc. Exposed lead interposer leadframe package
JP4338620B2 (ja) * 2004-11-01 2009-10-07 三菱電機株式会社 半導体装置及びその製造方法
TWI262587B (en) * 2005-03-08 2006-09-21 Yi-Ling Jang Leadframe and the manufacturing method thereof
JP2008277626A (ja) * 2007-05-01 2008-11-13 Nec Lighting Ltd 発光デバイス及びその製造方法
US7928544B2 (en) * 2008-05-14 2011-04-19 Texas Instruments Incorporated Semiconductor chip package assembly with deflection- resistant leadfingers
KR101028313B1 (ko) * 2009-12-03 2011-04-11 엘지이노텍 주식회사 발광 장치 및 그 제조 방법
EP2557593A1 (en) * 2010-04-30 2013-02-13 Wavenics, Inc. Integrated-terminal-type metal base package module and a method for packaging an integrated terminal for a metal base package module
CN101924175B (zh) * 2010-07-12 2013-11-20 深圳大学 一种发光二极管封装装置及封装方法
CN102386318A (zh) * 2010-09-03 2012-03-21 台达电子工业股份有限公司 发光二极管的封装结构及封装方法
TW201212303A (en) * 2010-09-03 2012-03-16 Delta Electronics Inc LED packaging structure and packaging method thereof
US8338923B1 (en) * 2011-09-02 2012-12-25 GEM Weltronics TWN Corporation Package structure of multi-layer array type LED device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030168720A1 (en) * 2002-03-06 2003-09-11 Nichia Corporation Semiconductor device and manufacturing method for same
US20050212078A1 (en) * 2004-03-24 2005-09-29 Youngwoo Kwon Integrated circuit module package and assembly method thereof
US20050275081A1 (en) * 2004-06-12 2005-12-15 Roger Chang Embedded chip semiconductor having dual electronic connection faces
US20100181658A1 (en) * 2009-01-19 2010-07-22 Nec Electronics Corporation Semiconductor device which exposes die pad without covered by interposer and its manufacturing method

Also Published As

Publication number Publication date
CN103050467B (zh) 2016-06-22
CN105826277B (zh) 2018-09-11
US10636735B2 (en) 2020-04-28
TWI485819B (zh) 2015-05-21
CN103050467A (zh) 2013-04-17
US20130093069A1 (en) 2013-04-18
TW201330189A (zh) 2013-07-16

Similar Documents

Publication Publication Date Title
CN103050467B (zh) 封装结构及其制造方法
US9589869B2 (en) Packaging solutions for devices and systems comprising lateral GaN power transistors
US9824949B2 (en) Packaging solutions for devices and systems comprising lateral GaN power transistors
US7737537B2 (en) Electronic device
US11031255B2 (en) Stack frame for electrical connections and the method to fabricate thereof
US10373894B2 (en) Package structure and the method to fabricate thereof
US8368192B1 (en) Multi-chip memory package with a small substrate
US8106491B2 (en) Methods of forming stacked semiconductor devices with a leadframe and associated assemblies
JP2008532277A (ja) 改良したボンディングパッド接続部を備える集積回路パッケージ装置、リードフレームおよび電子装置
CN103579029B (zh) 封装结构及其制造方法
CN206293435U (zh) 半导体器件与半导体封装件
CN104882386B (zh) 半导体器件格栅阵列封装
US20070267756A1 (en) Integrated circuit package and multi-layer lead frame utilized
JPS59115551A (ja) 半導体装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant