CN105428399A - 具有场电极结构的半导体器件 - Google Patents

具有场电极结构的半导体器件 Download PDF

Info

Publication number
CN105428399A
CN105428399A CN201510592254.1A CN201510592254A CN105428399A CN 105428399 A CN105428399 A CN 105428399A CN 201510592254 A CN201510592254 A CN 201510592254A CN 105428399 A CN105428399 A CN 105428399A
Authority
CN
China
Prior art keywords
semiconductor device
field
electrode configuration
table top
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201510592254.1A
Other languages
English (en)
Inventor
O.布兰克
F.希尔勒
R.西米尼克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies Austria AG
Original Assignee
Infineon Technologies Austria AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Austria AG filed Critical Infineon Technologies Austria AG
Publication of CN105428399A publication Critical patent/CN105428399A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/765Making of isolation regions between components by field effect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0611Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
    • H01L29/0615Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
    • H01L29/0619Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
    • H01L29/0623Buried supplementary region, e.g. buried guard ring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H01L29/0692Surface layout
    • H01L29/0696Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41758Source or drain electrodes for field effect devices for lateral devices with structured layout for source or drain region, i.e. the source or drain region having cellular, interdigitated or ring structure or being curved or angular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • H01L29/7396Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • H01L29/7397Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7803Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device
    • H01L29/7806Vertical DMOS transistors, i.e. VDMOS transistors structurally associated with at least one other device the other device being a Schottky barrier diode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/8613Mesa PN junction diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/872Schottky diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • H01L29/7395Vertical transistors, e.g. vertical IGBT
    • H01L29/7396Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0048Circuits or arrangements for reducing losses
    • H02M1/0054Transistor switching losses
    • H02M1/0058Transistor switching losses by employing soft switching techniques, i.e. commutation of transistors when applied voltage is zero or when current flow is zero
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1582Buck-boost converters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/22Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/33569Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements
    • H02M3/33576Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer
    • H02M3/33592Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only having several active switching elements having at least one active switching element at the secondary side of an isolation transformer having a synchronous rectifier circuit or a synchronous freewheeling circuit at the secondary side of an isolation transformer
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/22Conversion of dc power input into dc power output with intermediate conversion into ac
    • H02M3/24Conversion of dc power input into dc power output with intermediate conversion into ac by static converters
    • H02M3/28Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac
    • H02M3/325Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal
    • H02M3/335Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/337Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only in push-pull configuration
    • H02M3/3372Conversion of dc power input into dc power output with intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate ac using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only in push-pull configuration of the parallel type
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

本发明涉及具有场电极结构的半导体器件。根据实施例,半导体器件(500)包含具有台面区段(TS)的半导体本体(100),所述台面区段(TS)可以包含整流结构和第一漂移区区段(121a)。所述台面区段(TS)包围场电极结构(160),所述场电极结构(160)包含场电极(165)和夹在场电极(165)和半导体本体(100)之间的场电介质(161)。在平行于半导体本体(100)的第一表面(101)的测量平面中的场电极(165)的最大水平延伸是至多500?nm。

Description

具有场电极结构的半导体器件
背景技术
诸如IGFET(绝缘栅场效应晶体管)和IGBT(绝缘栅双极晶体管)的功率半导体器件是典型垂直器件,其具有在半导体管芯的前侧处的第一表面和在背侧处的第二表面之间的负载电流流动。在阻断模式中,从前侧延伸到半导体管芯中的条形补偿结构耗尽在半导体管芯中的漂移区。所述补偿结构允许在漂移区中的更高的掺杂剂浓度而对阻断能力没有不利影响。更高的掺杂剂浓度进而减少器件的开态电阻。
期望提供具有低欧姆损耗的可靠的半导体器件。
发明内容
用独立权利要求的主题来实现该目标。从属权利要求涉及进一步的实施例。
根据实施例,半导体器件包含具有台面区段的半导体本体,所述台面区段包含整流结构和第一漂移区区段。所述台面区段包围场电极结构,所述场电极结构包含场电极和夹在所述场电极和所述半导体本体之间的场电介质。在平行于所述半导体本体的第一表面的测量平面中的所述场电极的最大水平延伸是至多500nm。
根据另一个实施例,电子组件包含半导体器件,所述半导体器件包含具有台面区段的半导体本体。所述台面区段包含整流结构和第一漂移区区段。所述台面区段包围场电极结构,所述场电极结构包含场电极和夹在所述场电极和所述半导体本体之间的场电介质。在平行于所述半导体本体的第一表面的测量平面中的所述场电极的最大水平延伸是至多500nm。
根据另一个实施例,半导体器件包含具有台面区段的半导体本体。每个台面区段包含整流结构和第一漂移区区段。至少分节段的条形场电极结构被夹在台面区段中的两个之间并且包含场电极和夹在所述场电极和所述半导体本体之间的场电介质。在平行于所述半导体本体的第一表面的测量平面中的所述场电极的水平宽度是至多100nm。
在阅读下面的具体描述时并且在查看附图时,本领域中的技术人员将认识附加的特征和优点。
附图说明
附图被包含以提供本发明的进一步理解并且被结合在本说明书中并组成本说明书的一部分。附图图解本发明的实施例并且与本描述一起用来解释本发明的原理。本发明的其他实施例和预期优点将容易被领会到,由于通过参考下面的具体描述它们变得更好理解。
图1A是与针形场电极相关的根据实施例的半导体器件的部分的示意性水平横截面视图。
图1B是沿着线B-B的图1A的半导体器件部分的示意性垂直横截面视图。
图1C是图1A的半导体器件部分的示意性透视图。
图2A是根据实施例的如在图1A到1B中图解的晶体管单元的示意性布局,其中所述晶体管单元被布置在矩阵中。
图2B是根据实施例的如在图1A到1B中图解的晶体管单元的示意性布局,其中所述晶体管单元被沿着移位线布置。
图3A是与形成在各自的晶体管单元的场电极和台面区段之间的环形栅极电极相关的根据实施例的半导体器件的部分的示意性水平横截面视图。
图3B是沿着线B-B的图3A的半导体器件部分的示意性垂直横截面视图。
图4A是根据实施例的如在图3A到3B中图解的晶体管单元的示意性布局,其中所述晶体管单元被布置在矩阵中。
图4B是根据实施例的如在图3A到3B中图解的晶体管单元的示意性布局,其中所述晶体管被沿着移位线布置。
图5A是与条形栅极结构和空间分离的针形场电极相关的根据实施例的半导体器件的部分的示意性透视图。
图5B是与条形场电极相关的根据实施例的半导体器件的部分的示意性透视图。
图6是与开关模式电源和电动机驱动相关的根据实施例的电子组件的示意性电路图。
图7A是与开关模式电源相关的根据实施例的电子组件的示意性电路图。
图7B是与微逆变器相关的根据实施例的电子组件的示意性电路图。
图7C是与DC到DC变换器相关的根据实施例的电子组件的示意性电路图。
具体实施方式
在下面的具体描述中,参考了形成所述具体描述的一部分的附图,并且在所述附图中通过图解的方式示出在其中可以实践本发明的特定实施例。要理解的是在不脱离本发明的范围的情况下,可以利用其他实施例并且可以进行结构的或逻辑的改变。例如,针对一个实施例图解或描述的特征能够被用在其他实施例上或结合其他实施例使用以产生又进一步的实施例。旨在本发明包含这样的修改和变化。使用特定的语言描述示例,这不应该被解释为限制所附权利要求的范围。附图不是成比例的并且所述附图仅为了图解性目的。为了清楚起见,如果不另外声明,相同的元件通过在不同的附图中的相应的参考被指定。
术语“具有”、“含有”、“包含”、“包括”等是开放性的,并且所述术语指示声明的结构、元件或特征的存在但是不排除附加的元件或特征。冠词“一”、“一个”和“该”旨在包含复数以及单数,除非上下文清楚地另外指示。
术语“电气连接”描述在电气连接的元件之间的持久的低欧姆连接,例如在有关元件之间的直接的接触或经由金属和/或高度掺杂的半导体的低欧姆连接。术语“电气耦合”包含可以在电气耦合的元件之间提供适合于信号传输的一个或多个介入元件,例如可控以暂时提供在第一状态中的低欧姆连接和在第二状态中的高欧姆电去耦合的元件。
附图通过指示紧接着掺杂类型“n”或“p”的“-”或“+”来图解相对掺杂浓度。例如,“n-”意指掺杂浓度低于“n”掺杂区的掺杂浓度,而“n+”掺杂区比“n”掺杂区具有更高的掺杂浓度。相同的相对掺杂浓度的掺杂区未必具有相同的绝对掺杂浓度。例如两个不同的“n”掺杂区可以具有相同的或不同的绝对掺杂浓度。
图1A到1C涉及包含多个同样的晶体管单元TC的半导体器件500。所述半导体器件500可以是或可以包含IGFET,例如MOSFET(金属氧化物半导体FET),在平常含义中包含具有金属栅极的FET以及具有非金属栅极的FET。根据另一个实施例,所述半导体器件500可以是IGBT。
半导体器件500基于来自单晶半导体材料诸如硅(Si)、碳化硅(SiC)、锗(Ge)、锗化硅晶体(SiGe)、氮化镓(GaN)、砷化镓(GaAs)或任何其他AIIIBV半导体的半导体本体100。
半导体本体100具有:第一表面101,其可以是近似平面的或可以由平面限定,所述平面由共面的表面区段横跨;以及平面的第二表面102,平行于第一表面101。选择在第一和第二表面101、102之间的距离以实现指定的电压阻断能力,并且所述距离可以是至少20μm。根据其他实施例,所述距离可以在几百μm的范围中。相对于第一和第二表面101、102倾斜的横向表面连接第一和第二表面101、102。
在与横截面平面垂直的平面中,所述半导体本体100可以具有矩形的形状,所述矩形的形状具有几毫米的边缘长度。第一表面101的法线限定垂直的方向并且与所述垂直的方向正交的方向是水平方向。
所述半导体本体100包含第一传导类型的漏极结构120以及在所述漏极结构120和第二表面102之间的第一传导类型的接触部分130。所述漏极结构120包含漂移区121,在所述漂移区121中至少在它的垂直延伸的部分处随着到第一表面101的增加的距离,掺杂剂浓度可以逐渐地或逐步地增加或减少。根据其他实施例,在漂移区121中的掺杂剂浓度可以是近似均匀的。漂移区121中的平均掺杂剂浓度可以在1E15cm-3和1E17cm-3之间,例如在从5E15cm-3到5E16cm-3的范围中。漏极结构120可以包含进一步的掺杂区,例如将所述漂移区121与所述接触部分130分离的场阻止层128。场阻止层128中的平均掺杂剂浓度可以是漂移区121中的平均杂质浓度的至少五倍并且是接触部分130中的最大掺杂剂浓度的至多五分之一。
接触部分130可以是重掺杂基底衬底或重掺杂层。沿着第二表面102,接触部分130中的掺杂剂浓度是足够高的以与直接邻接第二表面102的金属形成欧姆接触。在所述半导体本体100基于硅的情况下,在n传导接触部分130中,沿着第二表面102的掺杂剂浓度可以是至少1E18cm-3,例如至少5E19cm-3。在p传导接触部分130中,掺杂剂浓度可以是至少1E16cm-3,例如至少5E17cm-3
每个晶体管单元TC包含场电极结构160,其从第一表面101延伸到半导体本体100中下至底部平面BPL。在第一表面101和埋入的末端部分之间的场电极结构160的部分可以具有近似垂直的侧壁或可以关于第一表面101以例如89度的角度轻微地变尖(taper)。所述侧壁可以是直的或轻微膨胀的(bulgy)。
场电极结构160分别包含传导的针状的或针形的场电极165和包围所述场电极165的场电介质161。场电极165包含以下层或由以下层组成:重掺杂的多晶硅层和/或含有金属的层。场电介质161将场电极165与半导体本体100的周围半导体材料分离并且可以包含以下层或由以下层组成:热生长的氧化硅层、沉积的氧化硅层(例如基于TEOS(四乙基原硅酸盐)的氧化硅)或两者。
场电极结构160的垂直延伸可以小于在第一表面101和所述场阻止层128之间的距离,使得接连的漂移区区段121b被形成在所述场电极结构160和场阻止层128之间。所述场电极结构160的垂直延伸可以在从1μm到50μm的范围中,例如在从2μm到20μm的范围中。
场电极165的第一水平延伸可以是与第一水平延伸正交的第二水平延伸的至多三倍或至多两倍。第二水平延伸可以在从0.1μm到20μm的范围中,例如在从0.2μm到5μm的范围中。
场电极165和场电极结构160的横截面区可以是分别具有或不具有圆角和/或斜角的矩形,或规则的或变形的多边形。根据实施例,第一和第二水平延伸是近似相等的并且所述场电极165和场电极结构160的横截面区是分别具有或不具有圆角或斜角的规则的多边形,诸如八边形、六边形或正方形。
根据其他实施例,所述场电极165和场电极结构160的横截面区可以是椭圆形或卵形。第一和第二水平延伸可以是近似相等的,使得所述场电极165和场电极结构160的水平横截面区是圆形。与具有非圆形的横截面的场电极结构160相比较,对于具有圆形的横截面的场电极结构160,它们的总横截面区的部分是小的。
以所述场电极结构160的水平中心点CP为中心的晶体管单元TC可以被矩阵状布置在线和行中。根据其他实施例,晶体管单元TC可以被布置在移位线中,其中奇数线关于偶数线以在沿着线的两个晶体管单元TC之间的距离的一半被移位。晶体管单元TC的半导体部分被形成在所述半导体本体100的台面区段TS中,其中所述台面区段TS包围各自的场电极结构160。所述台面区段TS从半导体本体100的接连的区段CS突出。
每个台面区段TS可以包含第二传导类型的本体区115、第一传导类型的第一漂移区区段121a以及第一传导类型的一个或多个源极区110。
其他实施例可以提供二极管单元而不是晶体管单元(TC),其中二极管单元包含第一漂移区区段121a以及在第一表面101和第一漂移区区段121a之间的整流结构。整流结构可以是pn结或肖特基二极管,其中第一漂移区区段121a形成所述pn结的一侧。
形成在所述场电极结构160之间的第一漂移区区段121a直接邻接接连的漂移区区段121b,所述接连的漂移区区段121b形成在所述半导体本体100的接连的半导体区段CS中。在每个台面区段TS中,各自的本体区115与一个或多个源极区110形成一个或多个第一pn结pn1并且与第一漂移区区段121a形成第二pn结pn2。晶体管单元TC的本体区115在水平面中完整地包围各自的场电极结构160。
源极区110可以是从第一表面101延伸到半导体本体100中(例如到本体区115中)的阱。根据实施例,一个源极区110在水平面中包围场电极结构160。源极区(一个或多个)110可以直接邻接场电极结构160或可以与场电极结构160间隔开。根据其他实施例,晶体管TC的场电极结构160不由一个源极区110完整地包围或包含几个空间分离的旋转对称源极区110。
台面区段TS的水平横截面区的外轮廓线可以是圆形、椭圆形、卵形、或多边形,即分别具有或不具有圆角的八边形、六边形或正方形。台面区段TS的内轮廓线由在水平面中的场电极结构160的轮廓限定。台面区段TS的水平平均宽度可以在从0.2μm到10μm的范围中,例如在从0.3μm到1μm的范围中。
栅极结构150包含传导的栅极电极155,其包围在水平面中在台面区段TS之内或之外的场电极结构160。根据图解的实施例,栅极结构150包围台面区段TS,所述台面区段TS又包围场电极结构160。栅极电极155包含以下层或由以下层组成:重掺杂多晶硅层和/或含有金属的层。
栅极电极155与半导体本体100完全绝缘,其中栅极电介质151将所述栅极电极155至少与本体区115分离。栅极电介质151将栅极电极155电容性地耦合到本体区115的沟道部分。栅极电介质151可以包含以下材料或由以下材料组成:半导体氧化物(例如热生长或沉积的氧化硅)、半导体氮化物(例如沉积的或热生长的氮化硅)、半导体氮氧化物(例如氮氧化硅)或其组合。
根据图解的实施例,栅极结构150是从第一表面101延伸到半导体本体100中的沟槽栅极。
在图解的实施例中并且针对下面的描述,第一传导类型是n型并且第二传导类型是p型。如以下概述的类似的考虑也应用到其中第一传导是p型并且第二传导类型是n型的实施例。
当施加到栅极电极150的电压超过预设的阈值电压时,电子积累在直接邻接栅极电介质151的本体区115的沟道部分中并且形成反型沟道,该反型沟道针对电子将第二pn结pn2短路。
栅极结构150的垂直延伸小于场电极结构160的垂直延伸。栅极结构150的垂直延伸可以在从100nm到5000nm的范围中,例如在从300nm到1000nm的范围中。
根据图解的实施例,栅极结构150包围台面区段TS,使得场电极结构160和栅极结构150夹住具有源极和本体区110、115的居间的台面区段TS。根据其他实施例,栅极结构150可以被形成在台面区段TS和场电极结构160之间。
在第一表面101上的层间电介质210可以包含第一电介质部分210a以及第二电介质部分210b,第一电介质部分210a将栅极电极155与被提供在前侧上的第一负载电极310电气绝缘,第二电介质部分210b至少部分地形成在场电极结构160的垂直投影中。
层间电介质210可以包含来自例如氧化硅、氮化硅、氮氧化硅、掺杂的或非掺杂的硅酸盐玻璃(例如BSG(硼硅酸盐玻璃)、PSG(磷硅酸盐玻璃)或BPSG(硼磷硅酸盐玻璃))的一个或多个电介质层。
第一负载电极310可以形成或可以被电气耦合或连接到第一负载端子,例如在半导体器件500是IGFET的情况下的源极端子S。直接邻接第二表面102和接触部分130的第二负载电极320可以形成或可以被电气连接到第二负载端子,在半导体器件500是IGFET的情况下第二负载端子可以是漏极端子D。
第一和第二负载电极310、320中的每个可以由以下材料组成或含有以下材料:作为主要成分(一个或多个),铝(Al)、铜(Cu)或铝或铜的合金(例如AlSi、AlCu或AlSiCu)。根据其他实施例,第一和第二负载电极310、320中的至少一个可以含有以下材料:作为主要成分(一个或多个),镍(Ni)、锡(Sn)、钛(Ti)、钨(W)、钽(Ta)、钒(V)、银(Ag)、金(Au)、铂(Pt)和/或钯(Pd)。例如,第一和第二负载电极310、320中的至少一个可以包含两个或多个子层,其中每个子层含有Ni、Sn、Ti、V、Ag、Au、Pt、W和Pd中的一个或多个作为主要成分(一个或多个),例如硅酸盐、氮化物和/或合金。
接触结构315延伸通过在层间电介质210中的开孔并且将第一负载电极310与晶体管单元TC的源极和本体区110、115电气连接。辅助接触结构315b可以将第一负载电极310与场电极165电气连接。接触结构315、315b可以包含一个或多个传导的含有金属的层(基于例如钛(Ti)或钽(Ta))和金属填充部分(例如基于钨(W))。根据其他实施例,接触结构315、315b包含重掺杂的半导体结构,例如重n掺杂的多晶结构或重p掺杂的柱形结构。
根据为场电极165提供诸如变形的多边形、卵形或椭圆形的细长横截面区的实施例,最大水平延伸是至多500nm,例如至多300nm。根据实施例,场电极165的最大水平延伸w1是至多100nm。场电极结构160的最大水平横截面面积可以是0.2μm2。在场电极165的水平横截面区是规则的多边形,诸如分别具有或不具有圆角和/或斜角的八边形、六边形或正方形的情况下,内切圆的直径是至多500nm、至多300nm、至多100nm或至多50nm。在横截面区是圆形的情况下,圆形的直径是至多500nm、至多300nm、至多100nm或至多50nm。
场电极165的最大水平延伸被限定在与场电极165的垂直的、轻微变尖的或轻微膨胀的侧壁区段相交的测量平面中。测量平面处于到在场电极165的底部处的参考平面RPL的一定距离,其中所述距离等于或大于在场电极165的侧壁区段和在参考平面RPL中的场电极165的底部侧之间的过渡区段中的最小曲率半径,例如分别针对500nm、300nm、100nm或50nm的曲率半径,处于到参考平面RBL的至少500nm、300nm、100nm或50nm的距离。在第一表面101和测量平面之间的距离等于或小于在参考平面RPL和第一表面101之间的距离减去最小曲率半径。在测量平面中场电极165的横截面面积与晶体管单元TC的横截面面积的比率是至多0.1或0.03。
在阻断模式中,在场电极结构160的垂直投影中在场电极结构160和场阻止层128之间的半导体体积被耗尽。从这个体积耗尽的电荷载流子贡献给限定输出电容COSS的输出电荷QOSS。场电极结构160的横截面区的部分关于晶体管单元TC的总横截面区越小,输出电容QOSS越小。减少的输出电容减少开关损耗并且使半导体器件适合于诸如开关模式电源、电动机驱动和DC到DC变换器的应用。因为在底部平面BPL和场阻止层128之间的接连的部分CS中,由于掺杂剂从场阻止层128或接触部分130向外扩散,在漂移区121中的掺杂剂浓度可以相当高,所以分配给在场电极结构160的垂直投影中的半导体体积的移动电荷载流子的贡献是相当高的。在其他方面,因为通过台面区段TS的电流流动在接连的区段CS中仅在相当长的路径长度处展开并且因为比电导率由于高掺杂浓度而是低的,所以这些电荷载流子几乎不对开态电阻RDSon的减少作贡献。
在场电极结构160的垂直横截面中的埋入的末端部分的轮廓线可以包含两个四分之一圆(圆的四分之一)和在两个四分之一圆之间的平行于第一表面101的区段,或形成半圆的两个直接邻接的四分之一圆使得场电极结构160的埋入的末端部分是完整地圆形的。
此处和在下文中,术语四分之一圆、半圆、半球或半圆柱将被理解为目标形状和由于工艺变化而典型地偏离目标形状的实际结构的近似。术语四分之一圆、半圆和半圆柱包含以不多于目标形状的半径的30%例如至多20%偏离目标形状的形状。
根据图解的实施例,场电极165的埋入的尖端部分的轮廓线和场电极结构160的埋入的末端部分的轮廓线两者都是半圆。换言之,场电极165的埋入的尖端部分和场电极结构160的埋入的末端部分是半球或以不多于半球的半径的30%偏离半球形状,使得场电介质161具有沿着完整的底部部分的均匀的厚度。场电介质161的均匀的厚度导致沿着场电极结构160的均匀的场强度分布。场电极165和场电极结构160的半球末端部分避免否则出现在场电介质161的较薄区段处的场尖峰。
场电极165可以被电气连接到第一负载电极320、到栅极电极155、到半导体器件500的另一个端子、到内部或外部驱动器电路的输出,或可以浮置。场电极165也可以被分成不同的子电极,所述子电极可以彼此绝缘并且可以被耦合到同样的或不同的电势。
场电极结构160允许漂移区121中的更高的掺杂剂浓度而没有不利地影响半导体器件500的阻断能力。与条形场电极相比较,针形场电极165增加针对漂移区121的可用的横截面区并且因此减少开态电阻RDSon。关于晶体管TC的总区的场电极结构160的小的水平横截面区减少有效输出电容COSS。包含两个四分之一圆的场电介质161的轮廓线为场电介质161提供均匀的厚度使得场尖峰能够被避免。场电介质161的半圆内和外轮廓线最小化输出电荷QOSS。结果,半导体器件500表现低输出电容COSS
图2A涉及图1A到1C的晶体管单元TC被矩阵状布置在等间隔的平行线和行中的实施例。
在图2B中,在奇数线中的晶体管单元TC关于在偶数线中的晶体管单元TC被沿着线的方向以沿着所述线在邻近的晶体管单元TC之间的中心到中心距离TD的一半TD/2移位。
进一步的实施例的描述省略了关于图1A到1C具体描述的元件的描述。
在图3A到3B的半导体器件500中,栅极结构150被分别形成在场电极结构160和台面区段TS之间。每个栅极结构150可以基于与提供给有关场电极结构160的沟槽相同的沟槽被形成,使得栅极结构150的外轮廓被形成在场电介质161的底部部分的垂直投影中,其中所述底部部分是面向背侧的部分。栅极结构160的外轮廓可以与场电极结构160的底部部分的外轮廓近似齐平,其中例如栅极电介质151可以以台面区段TS为代价被生长。
根据其他实施例,栅极结构150可以被形成在邻近的场电极结构160所基于的沟槽之外。场电介质161的部分161z将场和栅极电极165、155分离。与晶体管单元TC同心的辅助接触结构315b可以将场电极165与第一负载电极310电气连接。根据其他实施例,层间电介质210将第一负载电极310与场电极165绝缘并且场电极165可以被与栅极电极、半导体器件500的进一步的端子、或内部驱动器电路的输出电气连接。替选地,场电极165可以浮置。
根据进一步的实施例,栅极和场电极结构150、160被沿着相同的垂直轴布置,其中栅极结构150分别形成在第一表面101和场电极结构160之间,并且其中栅极电极155可以被与场电极165电气分离或被电气连接到场电极165。对于这两个示例,场电介质161比栅极电介质151厚。
如在图4A中图解的那样,晶体管单元TC可以被矩阵状布置在等间隔的平行线和行中。
在图4B中,在奇数线中的晶体管单元TC关于在偶数线中的晶体管单元TC被沿着线方向以沿着所述线在邻近的晶体管单元TC之间的中心到中心距离TD的一半TD/2移位。
图5A的半导体器件500将针形场电极165与条形栅极结构155和条形接触结构315结合。在图解的实施例中的场电极165的埋入的尖端部分和场电极结构160的埋入的末端部分的轮廓线分别包含两个四分之一圆和平行于第一表面101的部分。根据其他实施例,场电极165的埋入的尖端部分以及场电极结构160的埋入的末端部分的轮廓线是半圆并且场电极165的埋入的尖端部分以及场电极结构160的埋入的末端部分是半球或以不多于半球的半径的30%偏离半球形状。关于场电极结构160和场电极165的进一步的细节,参考图1A到1C的具体描述。
图5B的条形场电极165具有至多100nm(例如至多50nm)的最大水平宽度w1用于减少QOSS和COSS。水平宽度w1可以被限定在与条形场电极165的垂直的、轻微变尖的或轻微膨胀的侧壁区段相交的测量平面中。测量平面处于到在场电极165的底部处的参考平面的一定距离,其中所述距离等于或大于在场电极165的侧壁区段和沿着参考平面的场电极165的底部侧之间的过渡区中的最小曲率半径。
条形场电极160的垂直横截面区的轮廓线可以分别包含两个四分之一圆,其中平行于第一表面的水平轮廓线区段可以将两个四分之一圆分离或其中两个四分之一圆彼此直接邻接以形成半圆。在后面的情况中,场电极165的埋入的尖端部分以及场电极结构160的埋入的末端部分是半圆柱或沿着径向以半圆柱的曲率半径的至多30%偏离半圆柱的形状。半圆柱的末端面可以是圆形的或可以形成具有连接结构的T形部分。等价的考虑应用于具有形成嵌入台面区段TS的栅格的场电极160的布局。
图6涉及电子组件510,其可以是例如电动机驱动、开关模式电源、开关模式电源的初级、同步整流器、DC到AC变换器的初级、DC到AC变换器的次级、DC到DC变换器的初级或太阳能功率变换器的一部分。
电子组件510可以包含如以上描述的两个同样的半导体器件500。半导体器件500可以是IGFET并且两个半导体器件500的负载路径被串联电气布置在第一供电端子A和第二供电端子B之间。供电端子A、B可以供应DC(直流)电压或AC(交流)电压。在两个半导体器件500之间的网络节点NN可以例如被电气连接到可以是变压器的绕组或电动机绕组的电感性负载或电气连接到电子电路的参考电势。电子组件可以进一步包含被配置成为交替地接通和关断半导体器件500供应控制信号的控制电路504和由控制电路504控制并且电气连接到半导体器件500的栅极端子的栅极驱动器502。
电子组件510可以是具有被电气布置在半桥配置中的半导体器件500、被电气连接到电动机绕组的网络节点NN和供应DC电压的供电端子A、B的电动机驱动。
根据另一个实施例,电子组件510可以是具有为电子电路510供应输入频率的AC电压的供电端子A、B的开关模式电源的初级侧级。网络节点NN被电气连接到变压器的初级绕组。
电子组件510可以是开关模式电源的同步整流器,所述开关模式电源具有被连接到变压器的次级绕组的供电端子A、B和被电气连接到在所述开关模式电源的次级侧处的电子电路的参考电势的网络节点NN。
根据进一步的实施例,电子组件510可以是DC到DC变换器的初级侧级,例如用于包含光伏电池的应用的功率优化器或微逆变器,其中供电端子A、B将DC电压供应到电子组件510并且网络节点NN被电气连接到电感性储存元件。
根据另一个实施例,电子组件510可以是DC到DC变换器的次级侧级,例如用于包含光伏电池的应用的功率优化器或微逆变器,其中电子电路510将输出电压供应到供电端子A、B并且其中网络节点NN被电气连接到电感性储存元件。
图7A涉及开关模式电源591,其在初级侧级511中以及在次级侧处的同步整流器512中使用如以上描述的半导体器件500。
AC电源电压通过功率因数校正部件513被供应到初级侧级。脉冲宽度调制控制器521控制栅极驱动器522使得串联电气布置在初级侧级中的两个半导体器件500被交替地接通和关断。在两个半导体器件500的负载路径之间的网络节点NN被电气连接到变压器TR的初级绕组。在次级侧处的同步整流器512中,两个进一步的半导体器件500可以被关于彼此串联电气布置,并且组合地被与变压器TR的次级绕组并联电气布置。次级栅极驱动器523交替地接通和关断同步整流器512的半导体器件500。可以提供流电绝缘的耦合元件525将同步整流器512的输出信号反馈到脉冲宽度调制控制器521,所述脉冲调制控制器521响应于变化的负载条件适配开关循环的定时。
半导体器件500的低输出容量例如在仅具有在功率变换电路591的输出处的轻负载的操作模式中显著地提高功率变换的效率的程度。
图7B的太阳能微逆变器592包含在变压器TR的初级侧处的两个支路,其中在每个情况中两个半导体器件500被用作开关并且关于变压器TR的初级绕组被电气布置在像全桥的配置中。初级侧控制器部件531驱动针对在初级侧处的四个半导体器件500的适当的栅极信号从而将输入DC电压转换到中间的高频AC。在具有次级侧控制器部件532和被用作开关并且关于输出端子被布置在像全桥的配置中的进一步的四个半导体器件500的次级侧上的类似的布置将在次级处的整流电压转换成指定输出频率的AC电压。
输入DC端子可以被电气连接到包含光伏电池的太阳能面板的输出端子并且微逆变器592可以将所述太阳能面板的DC输出电压变换成适当的AC电压,例如50Hz处的235V。开关器件500的低输出电荷显著地减少了开关损耗。
图7C涉及DC到DC变换器593,例如用于太阳能电池的使用线圈LC作为电感性储存元件的功率优化器。DC到DC变换器593可以是用于有关光伏电池的应用的功率优化器并且可以是硬开关变换器,其中输出电荷QOSS的减少显著地提高变换效率。
尽管在本文中图解和描述了特定的实施例,然而本领域的普通技术人员将领会的是在不脱离本发明的范围的情况下,各种替换的和/或等价的实施方式可以取代示出和描述的特定实施例。本申请旨在覆盖在本文中讨论的特定实施例的任何改编或变化。因此,旨在本发明仅由权利要求和其等价物限制。

Claims (24)

1.一种半导体器件,包括:
半导体本体(100),所述半导体本体(100)包括台面区段(TS),所述台面区段(TS)包括整流结构和第一漂移区区段(121a);以及
场电极结构(160),所述场电极结构(160)由台面区段(TS)包围并且包括场电极(165)和夹在场电极(165)和半导体本体(100)之间的场电介质(161),其中在平行于半导体本体(100)的第一表面(101)的测量平面中的场电极(165)的最大水平延伸(w1)是至多500nm。
2.权利要求1的半导体器件,其中
所述整流结构是pn结或肖特基二极管。
3.权利要求1的半导体器件,其中
所述整流结构包括将源极区(110)和第一漂移区区段(121a)分离的本体区(115),本体区(115)与源极区(110)形成第一pn结(pn1)并且与第一漂移区区段(121a)形成第二pn结(pn2)。
4.权利要求3的半导体器件,进一步包括
栅极结构(150),所述栅极结构(150)包围场电极结构(160)并且包括栅极电极(155)和将栅极电极(155)和本体区(115)分离的栅极电介质(151)。
5.权利要求4的半导体器件,其中
所述台面区段(TS)被夹在场电极结构(160)和栅极结构(150)之间。
6.权利要求5的半导体器件,其中
多个晶体管单元(TC)的栅极电极(155)形成嵌入多个晶体管单元(TC)的台面区段(TS)的栅格。
7.权利要求4的半导体器件,其中
所述栅极结构(150)被夹在场电极结构(160)和台面区段(TS)之间。
8.权利要求7的半导体器件,其中
多个晶体管单元(TC)的台面区段(TS)形成嵌入晶体管单元(TC)的栅极结构(150)和场电极结构(160)的栅格。
9.权利要求3的半导体器件,进一步包括:
条形栅极结构(150),所述条形栅极结构(150)分别在场电极结构(160)的线之间延伸并且包括栅极电极(155)和将栅极电极(155)和本体区(115)分离的栅极电介质(151)。
10.权利要求1到9的半导体器件,其中
平行于半导体本体(100)的第一表面(101)的场电极(165)的第一水平延伸是与第一水平延伸正交的第二水平延伸的至多两倍。
11.权利要求1到10的半导体器件,其中
平行于半导体本体(100)的第一表面(101)的场电极(165)的水平横截面区是具有圆角的正方形或具有圆角的六边形。
12.权利要求1到11的半导体器件,其中
与半导体本体(100)的第一表面(101)正交的场电极结构(160)的埋入的末端部分的垂直横截面形状缺乏平行于第一表面(101)的任何直的区段。
13.权利要求12的半导体器件,其中
所述场电极(165)的埋入的尖端部分是半球或以不多于半球的半径的30%偏离半球形状。
14.权利要求1到13的半导体器件,其中
在所述测量平面中,在单元区中在场电极(165)的横截面区和包括场电极结构(160)的晶体管单元(TC)的总横截面区之间的面积比是至多0.1。
15.权利要求1到14的半导体器件,其中
在测量平面中的场电极结构(160)的最大水平延伸是至多100nm。
16.一种电子组件,包括:
半导体器件,所述半导体器件包括半导体本体(100),所述半导体本体(100)包括台面区段(TS),所述台面区段(TS)包括整流结构和第一漂移区区段(121a);以及
场电极结构(160),所述场电极结构(160)由台面区段(TS)包围并且包括场电极(165)和夹在场电极(165)和半导体本体(100)之间的场电介质(161),其中在平行于半导体本体(100)的第一表面(101)的测量平面中的场电极(165)的最大水平延伸(w1)是至多500nm。
17.权利要求16的电子组件,其中
从包括电动机驱动、开关模式电源、开关模式电源的初级、同步整流器、DC到AC变换器的初级、DC到AC变换器的次级、DC到DC变换器的初级和太阳能功率变换器的组选择所述电子组件(510)。
18.权利要求16和17的电子组件,其中
所述整流结构包括将源极区(110)和第一漂移区区段(121a)分离的本体区(115),本体区(115)与源极区(110)形成第一pn结(pn1)并且与第一漂移区区段(121a)形成第二pn结(pn2)。
19.一种半导体器件,包括:
半导体本体(100),所述半导体本体(100)包括台面区段(TS),每个台面区段(TS)包括整流结构和第一漂移区区段(121a);
至少分节段的条形场电极结构(160),被夹在台面区段(TS)的两个之间并且包括场电极(165)和夹在场电极(165)和半导体本体(100)之间的场电介质(161),其中在平行于半导体本体(100)的第一表面(101)的测量平面中的场电极(165)的水平宽度(w1)是至多100nm。
20.权利要求19到20的半导体器件,其中
所述整流结构包括将源极区(110)和第一漂移区区段(121a)分离的本体区(115),本体区(115)与源极区(110)形成第一pn结(pn1)并且与第一漂移区区段(121a)形成第二pn结(pn2)。
21.权利要求19到20的半导体器件,其中
所述台面区段(TS)被夹在场电极结构(160)和栅极结构(150)之间。
22.权利要求19到21的半导体器件,其中
在两个横向末端部分之间的场电极结构(160)的埋入的末端部分的区段形成半圆柱或沿着径向以半圆柱的曲率半径的至多30%偏离半圆柱。
23.权利要求19到22的半导体器件,其中
在测量平面中的条形场电极(165)的水平宽度是至多50nm。
24.权利要求19到23的半导体器件,其中
在测量平面中,在单元区中在场电极(165)的横截面区和包括场电极结构(160)的晶体管单元(TC)的总横截面区之间的面积比是至多0.1。
CN201510592254.1A 2014-09-17 2015-09-17 具有场电极结构的半导体器件 Pending CN105428399A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102014113375.7A DE102014113375A1 (de) 2014-09-17 2014-09-17 Halbleitervorrichtung mit feldeffektstruktur
DE102014113375.7 2014-09-17

Publications (1)

Publication Number Publication Date
CN105428399A true CN105428399A (zh) 2016-03-23

Family

ID=55405787

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510592254.1A Pending CN105428399A (zh) 2014-09-17 2015-09-17 具有场电极结构的半导体器件

Country Status (3)

Country Link
US (1) US20170309713A1 (zh)
CN (1) CN105428399A (zh)
DE (1) DE102014113375A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107289553A (zh) * 2017-07-31 2017-10-24 重庆松池科技有限公司 一种基于腐植酸盐的负离子发生器及空气净化器
CN107634091A (zh) * 2016-07-18 2018-01-26 英飞凌科技奥地利有限公司 具有场电极的功率半导体器件

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016015475B3 (de) * 2016-12-28 2018-01-11 3-5 Power Electronics GmbH IGBT Halbleiterstruktur
DE102017126853B4 (de) * 2017-11-15 2019-11-21 Infineon Technologies Dresden Gmbh Halbleitervorrichtung mit Puffergebiet
US10692988B2 (en) * 2018-11-26 2020-06-23 Infineon Technologies Austria Ag Semiconductor device having integrated MOS-gated or Schottky diodes
DE102018130385A1 (de) * 2018-11-29 2020-06-04 Infineon Technologies Ag Siliziumcarbid-Bauelemente, Halbleiterbauelemente und Verfahren zum Bilden von Siliziumcarbid-Bauelementen und Halbleiterbauelementen
FR3090999B1 (fr) 2018-12-20 2022-01-14 Commissariat Energie Atomique Procédé de fabrication d'un composant semiconducteur à base d'un composé III-N
FR3091028B1 (fr) * 2018-12-20 2022-01-21 Commissariat Energie Atomique Dispositif optoélectronique à jonction PN
EP3726587A1 (en) * 2019-04-16 2020-10-21 Infineon Technologies Austria AG Semiconductor transistor device and method of manufacturing the same
EP3863065A1 (en) 2020-02-04 2021-08-11 Infineon Technologies Austria AG Semiconductor die and method of manufacturing the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070108511A1 (en) * 2005-10-06 2007-05-17 Infineon Technologies Austria Ag Semiconductor structure, method for operating a semiconductor structure and method for producing a semiconductor structure
CN101246905A (zh) * 2007-02-16 2008-08-20 电力集成公司 棋盘式高电压垂直晶体管布局
US20090140327A1 (en) * 2007-12-03 2009-06-04 Takashi Hirao Semiconductor device and manufacturing method of the same
CN101840919A (zh) * 2008-12-23 2010-09-22 电力集成公司 Vts绝缘栅极双极晶体管
CN105280713A (zh) * 2014-07-15 2016-01-27 英飞凌科技奥地利有限公司 具有场电极和场电介质的半导体器件

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101728363B1 (ko) * 2010-03-02 2017-05-02 비쉐이-실리코닉스 듀얼 게이트 디바이스의 구조 및 제조 방법
US8786012B2 (en) * 2010-07-26 2014-07-22 Infineon Technologies Austria Ag Power semiconductor device and a method for forming a semiconductor device
US9087707B2 (en) * 2012-03-26 2015-07-21 Infineon Technologies Austria Ag Semiconductor arrangement with a power transistor and a high voltage device integrated in a common semiconductor body

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070108511A1 (en) * 2005-10-06 2007-05-17 Infineon Technologies Austria Ag Semiconductor structure, method for operating a semiconductor structure and method for producing a semiconductor structure
CN101246905A (zh) * 2007-02-16 2008-08-20 电力集成公司 棋盘式高电压垂直晶体管布局
US20090140327A1 (en) * 2007-12-03 2009-06-04 Takashi Hirao Semiconductor device and manufacturing method of the same
CN101840919A (zh) * 2008-12-23 2010-09-22 电力集成公司 Vts绝缘栅极双极晶体管
CN105280713A (zh) * 2014-07-15 2016-01-27 英飞凌科技奥地利有限公司 具有场电极和场电介质的半导体器件

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107634091A (zh) * 2016-07-18 2018-01-26 英飞凌科技奥地利有限公司 具有场电极的功率半导体器件
CN107634091B (zh) * 2016-07-18 2021-03-30 英飞凌科技奥地利有限公司 具有场电极的功率半导体器件
CN107289553A (zh) * 2017-07-31 2017-10-24 重庆松池科技有限公司 一种基于腐植酸盐的负离子发生器及空气净化器

Also Published As

Publication number Publication date
DE102014113375A1 (de) 2016-03-17
US20170309713A1 (en) 2017-10-26

Similar Documents

Publication Publication Date Title
CN105428399A (zh) 具有场电极结构的半导体器件
CN105428398B (zh) 具有场电极结构、栅极结构和辅助二极管结构的半导体器件
US11462620B2 (en) Semiconductor device having a transistor cell region and a termination region with needle-shaped field plate structures
US9722036B2 (en) Semiconductor device with field electrode structure
CN105390530B (zh) 具有规则布置场电极结构和终端结构的半导体器件
CN101233616B (zh) 半导体元件和电气设备
CN105895692B (zh) 具有补偿结构的半导体器件
CN106328596B (zh) 包括直接邻接台面区段和场电极的接触结构的半导体器件
CN105390548B (zh) 有场电极结构单元场和终止结构间终止台面的半导体器件
CN103311304B (zh) 半导体器件
CN104300951A (zh) 具有反向导通igbt和栅极驱动器电路的电子电路
CN101233615A (zh) 半导体元件和电气设备
CN103515383A (zh) 集成功率半导体器件、其制造方法和斩波电路
CN1953203B (zh) 高耐压半导体开关元件及使用其的开关电源装置
CN105280713B (zh) 具有场电极和场电介质的半导体器件
CN208889661U (zh) 功率晶体管元件
CN205376537U (zh) 改善反向恢复特性及雪崩能力的超结mos器件
CN204067367U (zh) 功率半导体器件
CN107256857B (zh) 一种栅金属汇流条芯片结构设计及其制作方法
CN206877996U (zh) 超结金属栅场效应晶体管
US10199491B2 (en) Vertical transistor with improved robustness
JP6120550B2 (ja) 半導体装置
JP2013149956A (ja) 半導体装置
CN103794593A (zh) 功率mos晶体管阵列

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160323

RJ01 Rejection of invention patent application after publication