CN105103287B - 借助于等温凝固反应来连接接合配对件以形成In‑Bi‑Ag 连接层的方法和接合配对件的相应装置 - Google Patents

借助于等温凝固反应来连接接合配对件以形成In‑Bi‑Ag 连接层的方法和接合配对件的相应装置 Download PDF

Info

Publication number
CN105103287B
CN105103287B CN201480018514.8A CN201480018514A CN105103287B CN 105103287 B CN105103287 B CN 105103287B CN 201480018514 A CN201480018514 A CN 201480018514A CN 105103287 B CN105103287 B CN 105103287B
Authority
CN
China
Prior art keywords
layer
sequence
mating member
bismuth
indium
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480018514.8A
Other languages
English (en)
Other versions
CN105103287A (zh
Inventor
安德烈亚斯·普洛斯尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams Osram International GmbH
Original Assignee
Osram Opto Semiconductors GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Osram Opto Semiconductors GmbH filed Critical Osram Opto Semiconductors GmbH
Publication of CN105103287A publication Critical patent/CN105103287A/zh
Application granted granted Critical
Publication of CN105103287B publication Critical patent/CN105103287B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • H01L21/2885—Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition using an external electrical current, i.e. electro-deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H01L21/76874—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers for electroless plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/27444—Manufacturing methods by blanket deposition of the material of the layer connector in gaseous form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/27444—Manufacturing methods by blanket deposition of the material of the layer connector in gaseous form
    • H01L2224/2745—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2746—Plating
    • H01L2224/27462—Electroplating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
    • H01L2224/2746—Plating
    • H01L2224/27464—Electroless plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29082—Two-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29083—Three-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29075—Plural core members
    • H01L2224/2908—Plural core members being stacked
    • H01L2224/29084—Four-layer arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29109—Indium [In] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29113—Bismuth [Bi] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/29139—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/29166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/325—Material
    • H01L2224/32505—Material outside the bonding interface, e.g. in the bulk of the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83053—Bonding environment
    • H01L2224/83054—Composition of the atmosphere
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83193—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8334—Bonding interfaces of the layer connector
    • H01L2224/83359—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399—Material
    • H01L2224/83498—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/83499—Material of the matrix
    • H01L2224/835—Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83538—Material of the matrix with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83539—Silver [Ag] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H01L2224/8382—Diffusion bonding
    • H01L2224/83825—Solid-liquid interdiffusion
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/839—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector with the layer connector not providing any mechanical bonding
    • H01L2224/83901—Pressing the layer connector against the bonding areas by means of another connector
    • H01L2224/83902—Pressing the layer connector against the bonding areas by means of another connector by means of another layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83909—Post-treatment of the layer connector or bonding area
    • H01L2224/83948—Thermal treatments, e.g. annealing, controlled cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Die Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Led Device Packages (AREA)
  • Laminated Bodies (AREA)

Abstract

提出一种用于连接接合配对件(1，2)、例如光电子半导体芯片(例如发光二极管芯片)和电路板或金属导体框的方法，所述方法具有下述步骤：提供第一接合配对件(1)和第二接合配对件(2)；将第一层序列(10)施加到第一接合配对件(1)上，所述第一层序列包括至少一个包含银或由银构成的层(11，15)；将第二层序列(20)施加到第二接合配对件(2)上，所述第二层序列包括至少一个包含铟和铋的层(29)或者包含铟的层(23)和包含铋的层(22，24)；在最高120℃的接合温度下，在预设的接合时间中，利用接合压强(p)将第一层序列(10)和第二层序列(20)在其分别背离第一接合配对件(1)和第二接合配对件(2)的端面上加压到一起，其中第一层序列(10)和第二层序列(20)熔化成连接层(30)，所述连接层直接邻接于第一接合配对件和第二接合配对件并且其熔化温度至少为260℃。

Description

借助于等温凝固反应来连接接合配对件以形成In-Bi-Ag连接 层的方法和接合配对件的相应装置
技术领域
提出一种用于连接接合配对件的方法。此外，提出一种接合配对件的装置。
背景技术
出版物DE 102005029246描述一种用于在载体和半导体芯片之间构成焊接连接的方法。
发明内容
待实现的目的在于，提出一种用于连接两个接合配对件的方法，其中能够在相对小的温度下在接合配对件之间建立连接，其中这样制造的连接是特别温度稳定的。
根据方法的至少一个实施方式，首先提供第一接合配对件和第二接合配对件。接合配对件例如能够是下述元件中的至少一个：光电子半导体芯片、光电子半导体芯片的晶片、金属导体框、由塑料包封的金属导体框、陶瓷载体、电路板(印刷电路板)、由GaAs、Ge或Si构成的半导体晶片、由Si3N4或AlN或类似材料构成的陶瓷晶片等。例如，能够借助该方法将光电子半导体芯片、例如发光二极管芯片固定在电路板或金属导体框上。
根据方法的至少一个实施方式，将第一层序列施加到第一接合配对件上。第一层序列包括至少一个包含至少一种金属或由金属构成的层。例如能够通过物理气相沉积、如溅镀或蒸镀、电镀沉积或无电沉积将第一层序列施加到第一接合配对件上。
根据方法的至少一个实施方式，将第二层序列施加到第二接合配对件上。能够借助与施加第一层序列相同的方法施加第二层序列。第一和第二层序列能够是相同的。然而也可能的是，第一和第二层序列关于其构造、即在层序列中的层的顺序和/或关于为层序列的层所使用的材料彼此不同。此外可能的是，第一和第二层序列借助不同的沉积法产生。
根据方法的至少一个实施方式，在接合温度下，在预设的接合时间中，利用接合压强将第一层序列和第二层序列在其分别背离第一接合配对件和第二接合配对件的端面上挤压到一起。也就是说，将第一层序列以其背离第一接合配对件的端面首先与第二层序列的背离第二接合配对件的端面置于接触。然后，在接合温度下，在预设的时间段、接合时间中，利用接合压强将两个层序列在端面上挤压到一起。在此，第一层序列和第二层序列至少部分地或完全地熔化并且两个层序列的材料彼此混合。
根据方法的至少一个实施方式，第一层序列和第二层序列熔化成连接层，所述连接层直接邻接于第一接合配对件和第二接合配对件。也就是说，在接合时间之后，层序列组合成连接层，所述连接层因此位于两个接合配对件之间并且所述连接层促进接合配对件之间的机械连接。
根据方法的至少一个实施方式，第一层序列包括至少一个包含银或由银构成的层。因此，例如第一层序列也能够由所述银层构成。
根据方法的至少一个实施方式，第二层序列包括至少一个包含铟和铋的层，或者第二层序列包含至少一个包含铟的层和包含铋的层。换言之，第二层序列至少包含铟和铋作为金属。例如可能的是，第二层序列此外不包含其他金属。金属铟和铋能够在第二层序列中在唯一的共同的层中例如作为铟-铋合金存在。此外可能的是，第二层序列包含至少一个由铟构成的单层和由铋构成的单层。此外，可能的是，第一层和/或第二层不具有铅和/或锡。此外，第一层和/或第二层能够不具有金。
根据方法的至少一个实施方式，在接合期间将第一层序列和第二层序列加热到的接合温度最高为120℃。在所述温度下，第一层序列和第二层序列熔化或连接成连接层，所述连接层因此包含银、铟和铋并且在从大约260℃起的高得多的温度下才再次熔化。
根据用于连接接合配对件的方法的至少一个实施方式，所述方法包括下述步骤：
-提供第一接合配对件和第二接合配对件；
-将第一层序列施加到第一接合配对件上；
-将第二层序列施加到第二接合配对件上；
-在接合温度下，在预设的接合时间中，利用接合压强将第一层序列和第二层序列在其分别背离第一接合配对件和第二接合配对件的端面上挤压到一起，其中
-第一层序列包括至少一个包含银或由银构成的层；
-第二层序列包括至少一个包含铟和铋的层，或者第二层序列包括至少一个包含铟的层和包含铋的层；
-接合温度最高为120℃，并且
-第一层序列和第二层序列熔化成连接层，所述连接层直接邻接于第一接合配对件和第二接合配对件。
在此所描述的用于连接接合配对件的方法还利用下述考虑：
为了连接接合配对件、例如为了将半导体器件与壳体或印刷电路板组合或在将封装的电子器件安装到印刷电路板上时，能够使用软焊料并且将软焊用作连接法。为了将接合配对件的热负荷保持得小，在此力求低的接合温度。在此，已知的软焊料法例如基于Sn-Ag-Cu(SaC)材料体系或基于Sn-Pb材料体系。
在所述软焊料法中，液态的焊料在冷却到其熔点之下时凝固。当将连接再次加热到熔点的温度时，所述连接丧失其坚固性。因此，多个相继的集成步骤、例如将半导体芯片安装到陶瓷印刷电路板上和随后将陶瓷焊接到金属芯印刷电路板上不能够借助相同的焊料体系实现，而不损害首先建立的焊料连接的整体性。
该问题能够在使用具有分级的熔点的不同的焊料体系时克服。另一个可能性在于，代替在冷却时常规的低共熔的凝固，利用等温的凝固反应。在此，在接合温度保持恒定时，通过金属熔液与更高熔点的金属组分的反应形成持久牢固的连接，所述连接的熔点能够远远高于接合温度。为了在随后的接合步骤中不损害借助上文所述的SAC合金作为连接剂的连接，例如能够使用由焊料和粘接剂构成的混合物。对此的示例是TLPS膏(TransientLiquid Phase Sintering Pastes，瞬态液相烧结膏)，所述TLPS膏使在较低的温度下熔化的Bi-SN合金与铜等温地凝固，以便不损害之前建立的SAC连接并且不排除随后的用于连接接合配对件的SAC连接。应确保由Bi-Sn构成的非稀有的组分的反应性的熔剂嵌入到粘接基质中。
另一个替选方案是借助Au-Sn作为连接剂的等温凝固，然而这一方面由于对此必需的高的金份额是昂贵的并且由于锡的相对高的熔点或低共熔的Au-Sn合金需要比能用于多个接合配对件的工艺温度更高的工艺温度。
现在，在此所描述的方法还基于利用等温凝固工艺的思想，所述等温凝固工艺一方面利用与Sn或AuSn相比在较低的温度下熔化的组分，并且所述等温凝固工艺另一方面避免昂贵的贵金属金。因此，第一和/或第二层能够不具有通常用在连接法中的铅、锡和/或金。此外，将薄的层用于制造第一和第二层序列，由此能够实现层序列的特别简单的熔化。
作为低熔点的组分使用由铋和铟构成的混合物。在铋-铟体系中，在明显低于100℃时已经能够形成熔液。通过添加银，熔化温度因此能够大幅地提高。铋-铟与银的等温凝固反应在100℃时已经引起在银和铟之间形成金属间化合物。由此，铋-铟的铟的份额变小并且化合物的熔化温度升高到大约260℃，其中金属间的银-铟化合物保持固态。在此，低熔点的组分能够由铋-铟合金构成或其能够在原位在接合工艺中由纯的铋层和铟层彼此间的反应产生。
根据方法的至少一个实施方式，连接层具有包含铋或由铋构成的区域，其中所述区域完全地由包含铟和/或银的材料包围。在此已证实的是，当在接合工艺之后连接层的其中能够溶解有少量的铟和银的铋组分没有形成连续的、无中断的层时，连接层是特别稳定的，尤其是热稳定的。尤其，通过将银引入到连接层中例如与接合温度相比能够显著地提高熔化温度。例如，以℃为单位的熔化温度能够是以℃为单位的接合温度的至少两倍高。
尤其，经由选择接合时间能够实现，在第一或第二层序列中存在的连续的铋层中断。因此，连接层不再具有连续的铋层，更确切地说不具有由铋构成的这种层或连接层不具有连续的由铋构成的层。因此，铋层例如能够网状地构成，也就是说所述铋层具有由层序列的其他金属填充的孔或穿口。借助较长的接合时间可能的是，在接合前可能在第一层序列或第二层序列中存在的铋层分解成单个颗粒，所述颗粒由层序列的其他金属的材料、即尤其由铟和银包围。
在此，通过接合工艺或补充地通过再次加热连接层的随后的回火步骤能够引起所述结构影响。从热学和机械角度来看，铋颗粒、即包含铋或由铋构成的区域在由银和铟的金属间化合物构成的基质中或在具有其中溶解有铟的银颗粒的银-铟合金中是接合区的进而连接层的特别有利的微结构。
根据方法的至少一个实施方式，在连接层的横截面中，横截面的由铋构成的份额最高为50％。在此，横截面例如能够穿过整个连接层从第一接合配对件延伸到第二接合配对件。因此，横截面是贯穿连接层的例如垂直于两个接合配对件的主延伸平面伸展的任意剖面。在所述横截面中，优选平均地，面的最多一半由铋构成，其中其余分配到银和铟和可能的其他存在的金属。优选地，铋的面份额在此最高为30％、特别优选最高为15％。
根据方法的至少一个实施方式，连接层是导电的。也就是说，连接层不仅是两个接合配对件之间的机械连接，而且两个接合配对件也能够通过连接层导电地彼此连接。以这种方式，经由连接层，例如光电子半导体芯片能够在电路板上机械地固定并且电连接。导电的连接尤其能够通过在连接层中的银份额建立，所述银份额将接合配对件经由不通过连续的铋层中断的路径彼此连接。
根据方法的至少一个实施方式，连接层不具有金并且不具有熔剂。在连接层中弃用金得到特别成本适宜的能够在特别低的温度下产生的连接层。通过选择在特别低的温度下已经为液态的金属合金可能的低的接合温度降低在由不同热膨胀特性的材料构成的复合物中的热机械的负荷并且保护对温度变化敏感的材料、例如在塑料压力注塑包封的导体框上的塑料。尤其，通过该方法的可能的是，将两个由不同热膨胀特性的材料构成的接合配对件连接。例如，第一接合配对件能够是至少一个光电子半导体芯片，而第二接合配对件是用塑料包封的金属的导体框。总的来说，第一接合配对件能够包含金属、陶瓷或塑料，而第二接合配对件借助至少一种其他的金属、至少一种其他的陶瓷或至少一种其他的塑料构成，其中第二接合配对件的至少一种金属、至少一种陶瓷或至少一种塑料具有不同于第一接合配对件的金属、陶瓷或塑料的另一热膨胀系数。高熔点的组分的低成本能够实现：将该方法也用于成本关键的产品。
因为能够将所提到的金属非常纯地施加在第一和第二层序列中，能够放弃使用熔剂。由此，连接层不具有熔剂。因此，但是也避免金属聚合物混合物的小的导热性。此外，通过弃用熔剂，避免包括的熔剂残留的腐蚀危险或在随后移除熔剂剩余物和熔剂残留时的问题以及与其相关的成本。
由于铟和银的良好的导热性，连接层还特别好地适合于导出损耗热量。在此证实为有利的是，连接层不具有由铋构成的连续的层，因为所述金属中的铋具有最小的导热性。因此，对于尽可能好的散热，连接层中的银的份额选为尽可能高并且铋的份额选为尽可能低。对于连接层在高于260℃的温度下的尽可能好的耐受性，银的份额也选为尽可能高并且铋的份额选为尽可能低。
根据方法的至少一个实施方式，第一层序列和/或第二层序列包括层或直接彼此邻接的层的序列，其中层或层的序列仅包含铟和铋，其中铟的物质量份额最少为67原子％并且最高为85原子％。最优地，铟的物质量份额为78.5原子％。
随着在由铟和铋构成的层序列的区域中的这种铟份额，在明显低于100℃时已经能够形成所述区域的熔液。因此，在大约73℃的温度下已经形成这种熔液。通过从层序列的周围的层或第一层序列添加银，如果铟-铋熔液例如在第二层序列中产生时，那么熔化温度能够大幅地提高。铋-铟与银的等温凝固反应在100℃时已经引起在银和铟之间形成金属间化合物，所述金属间化合物造成连接层的高的耐温性。对于层序列的由铋和铟构成的份额的尽可能好的熔化特性，在层序列的所述区域中的铋与铟的比值最优大约为0.27。
根据方法的至少一个实施方式，第一层序列和/或第二层序列包括至少一个由铟构成的层和至少一个由铋构成的层，其中由铟构成的层和由铋构成的层直接彼此邻接。也就是说，在此情况下，由铋和铟构成的低熔点的组分不以合金存在，而是低熔点的组分在接合工艺期间由直接彼此邻接的铋层和铟层彼此间的反应产生。
根据方法的至少一个实施方式，第二层序列由用铋-铟合金形成的层构成。因此，在此情况下，低熔点的组分直接构成为合金并且不在单独的彼此分开的铋层和铟层中相叠地沉积。
根据方法的至少一个实施方式，第一层序列和/或第二层序列包括由钛构成的层并且其直接邻接于由铟构成的层或由铋构成的层，其中由钛构成的层设为用于，延迟银与铟和/或铋的混合。例如层序列的包含铟和铋的部分能够通过钛层在熔化期间首先与周围的银保持隔开。当在层序列中达到用于由铟和铋构成的单层反应成低熔点的组分的特定的温度的情况下，由钛构成的层例如撕裂并且允许银进入到具有铟和铋的区域中进而允许等温凝固以形成连接层。
根据方法的至少一个实施方式，第一层序列和/或第二层序列包括由铟构成的层和由铋构成的层的序列，其中序列在其端面上分别由钛构成的层覆盖。也就是说，层序列中的由铟和铋形成的区域能够通过钛层在两端相对于邻接的银得到保护。以这种方式，特别有效地可能的是，长时间推迟银的进入，直至铟和铋层足以混合为低熔点的组分。
根据方法的至少一个实施方式，用在层序列中的至少一半的由钛构成的层或每个由钛构成的层在此具有最高10nm的厚度。也就是说，为了保护由铟和铋构成的层，极其薄的钛层是足够的。
根据方法的至少一个实施方式，层序列中的至少一半的由铟构成的层或每个由铟构成的层比至少一半的由铋构成的层或每个由铋构成的层更厚，其中至少一半的由铟构成的层或每个由铟构成的层具有最少150nm并且最高850nm的厚度，并且至少一半的由铋构成的层或每个由铋构成的层具有最少50nm并且最高300nm的厚度。因此，经由由铟和铋构成的层的层厚度，能够调节铟-铋体系中的铟份额，其中如在上文中描述的那样，力争在67原子％和85原子％之间的最优的铟份额。
根据方法的至少一个实施方式，第一和第二层序列的至少一些层、尤其所有层借助于至少一种下述沉积技术产生：物理气相沉积、如溅镀或蒸镀。借助所述技术，能够将特别薄的层用于制造层序列。通过使用所述沉积技术，能够有效地禁止非稀有元素的氧化并且能够产生由铟和铋构成的特别纯的层。
此外，提出一种接合配对件的装置。在此，所述装置能够借助在此所描述的方法制造。也就是说，所有针对方法描述的特征也针对所述装置公开并且反之亦然。
根据装置的至少一个实施方式，装置包括第一接合配对件和第二接合配对件和直接邻接于第一接合配对件和第二接合配对件的连接层，其中连接层具有包含铋或由铋构成的区域，其中所述区域完全由包含铟和/或银的材料包围。
附图说明
在下文中，根据实施例和相应的附图详细地阐述在此所描述的方法以及在此所描述的装置。
图1、2、3、4、5的示意的剖面图示出在此所描述的方法的实施例。
图6的示意的剖面图示出借助于在此所描述的方法制造的具有连接层的接合配对件的装置。
相同的、同类的或起相同作用的元件在附图中设有相同的附图标记。附图和在附图中示出的元件彼此间的大小关系不视为是合乎比例的。更确切地说，为了更好的可示性和/或为了更好的理解，能够夸大地示出个别元件。
具体实施方式
在图1的示意的剖面图中示出第一接合配对件1，其例如能够是发光二极管芯片。借助于在此描述的方法，将第一接合配对件1与第二接合配对件2连接，其中所述第二接合配对件例如能够是用塑料包封的铜导体框。在第一接合配对件1上施加有第一层序列10，所述第一层序列在此由银层11构成。银层11例如具有1825nm的厚度。
在第二接合配对件2上施加第二层序列20，所述第二层序列在此包括270nm厚的铋层22、730nm厚的铟层23和135nm厚的银层25。将第一层序列10和第二层序列20在其分别背离第一接合配对件1和第二接合配对件2的端面上在压强p下挤压到一起，其中在100℃的接合温度下，在0.5s中，将装置按压到一起。尤其在不具有硫的氛围中，朝向彼此的银层11、25形成足够的保护，以防止将两个层序列彼此连接的接合面的氧化和变色。在接合时间结束之后，由暂时形成的铋-铟熔液形成固态的银-铟和铋。
结合图2描述一个实施例，其中在第一接合配对件1上溅镀有第一层序列10，所述第一层序列具有2560nm厚的银层11、161nm厚的铋层12、804nm厚的铟层13、147nm厚的铋层14和74nm厚的银层15。在第二接合配对件2上施加有具有如下的层的相同顺序的第二层序列20：2560nm厚的银层21、161nm厚的铋层22、804nm厚的铟层23、147nm厚的铋层24和74nm厚的银层25。
在将层序列在端侧聚集到一起之后，将接合配对件1、2在大约5分钟的接合时间中在85℃的接合温度和2.5bar的接合压强下彼此连接。接合配对件1、2例如是陶瓷印刷电路板和金属芯印刷电路板。
结合图3描述一个实施例，其中将由GaAs构成的半导体薄片用作为第一接合配对件1并且将由Si3N4或AlN构成的陶瓷薄片用作为第二接合配对件2。将511nm厚的银层11电化学地沉积到第一接合配对件1上，所述银层形成第一层序列。在第二接合配对件2上的第二层序列20包括428nm厚的铟层23、72nm厚的铋层24和190nm厚的银层25，这些层分别通过蒸镀施加。在115℃的接合温度和10bar的接合压强下，将两个接合配对件1、2挤压到一起120分钟并且以这种方式彼此连接。
结合图4描述一个实施例，其中在第一接合配对件1上作为第一层序列10施加有1775nm厚的银层。将铟-铋层29作为第二层序列20施加到第二接合配对件2上。铟-铋层29由具有33.3质量百分比的铋的铟-铋合金构成，所述铟-铋合金通过溅镀或等离子喷涂施加并且具有755nm的厚度。在接合前，将第一层序列10的和第二层序列20的背离相应的接合配对件的端面湿化学地例如用甲酸的含水的溶液清洁。随后，在15bar的接合压压强和95℃的接合温度下，在30分钟的接合时间中进行连接。
结合图5描述一个实施例，其中在第一接合配对件上作为第一层序列10施加具有最少160nm和最高1500nm、例如1350nm的厚度的银层11。
在第二接合配对件2上，在1000nm厚的银层21之上蒸镀由五对各187nm厚的铟层23和63nm厚的铋层24构成的层堆，所述层堆分离地通过8nm厚的钛层26由260nm厚的银层25覆盖。在此，钛层26防止一方的铋或铟和另一方的银的过早的混合。这种钛层也能够在银层21和由铟和铋构成的层堆之间引入。此外，可能的是，当应该特别长时间地推迟混合时，也将这种钛层引入每对铟和铋层之间。
结合图6示出第一接合配对件1和第二接合配对件2通过连接层30连接成接合配对件的在此描述的装置，所述装置通过在此描述的方法产生。连接层30包括包含铋或由铋构成的区域32。例如，所述区域32是铋颗粒，其中能够溶解少量的银和/或铟。铋区域32从四周由包含银和铟的材料31包围。在此，在示出的横截面中，由铋构成的区域的面积份额优选最高为15％。
本申请要求德国专利申请DE 102013103081.5的优先权，其公开内容在此通过参引接合于此。
本发明不局限于根据实施例进行的描述。更确切地说，本发明包括每个新特征以及特征的任意的组合，这尤其是包含在实施例中的特征的任意的组合，即使所述特征或所述组合自身没有明确地在实施例中说明时也如此。

Claims (20)

1.一种用于连接接合配对件(1，2)的方法，所述方法具有下述步骤：
-提供第一接合配对件(1)和第二接合配对件(2)；
-将第一层序列(10)施加到所述第一接合配对件(1)上；
-将第二层序列(20)施加到所述第二接合配对件(2)上；
-在接合温度下，在预设的接合时间中，利用接合压强(p)将所述第一层序列(10)和所述第二层序列(20)在其分别背离所述第一接合配对件(1)和所述第二接合配对件(2)的端面上挤压到一起，其中
-所述第一层序列(10)包括至少一个包含银或由银构成的层(11，15)；
-所述第二层序列(20)包括至少一个包含铟和铋的层(29)，或者所述第二层序列(20)包括至少一个包含铟的层(23)和包含铋(22，24)的层；
-所述接合温度最高为120℃，并且
-所述第一层序列(10)和所述第二层序列(20)熔化成连接层(30)，所述连接层直接邻接于所述第一接合配对件(1)和所述第二接合配对件(2)。
2.一种用于连接接合配对件(1，2)的方法，所述方法具有下述步骤：
-提供第一接合配对件(1)和第二接合配对件(2)；
-将第一层序列(10)施加到所述第一接合配对件(1)上；
-将第二层序列(20)施加到所述第二接合配对件(2)上；
-在接合温度下，在预设的接合时间中，利用接合压强(p)将所述第一层序列(10)和所述第二层序列(20)在其分别背离所述第一接合配对件(1)和所述第二接合配对件(2)的端面上挤压到一起，其中
-所述第一层序列(10)包括至少一个包含银或由银构成的层(11，15)；
-所述第二层序列(20)包括至少一个包含铟和铋的层(29)，或者所述第二层序列(20)包括至少一个包含铟的层(23)和包含铋(22，24)的层；
-所述接合温度最高为120℃，并且
-所述第一层序列(10)和所述第二层序列(20)熔化成连接层(30)，所述连接层直接邻接于所述第一接合配对件(1)和所述第二接合配对件(2)，
-所述连接层(30)的熔化温度至少为260℃；
-所述第一接合配对件(1)和所述第二接合配对件(2)由不同热膨胀性能的材料构成。
3.根据权利要求1所述的方法，
其中所述连接层(30)的熔化温度至少为260℃。
4.根据权利要求1或2所述的方法，
其中所述连接层(30)具有包含铋或由铋构成的区域(32)，其中所述区域(32)完全地由包含铟和/或银的材料(31)包围。
5.根据权利要求1或2所述的方法，
其中所述连接层(30)不具有由铋构成的层，或者其中所述连接层(30)不具有连续的由铋构成的层。
6.根据权利要求5所述的方法，
其中所述连接层(30)是导电的。
7.根据权利要求6所述的方法，
其中所述连接层(30)不具有金或不具有熔剂。
8.根据权利要求7所述的方法，
其中在所述连接层(30)的横截面中，所述横截面的由铋构成的份额至多为50％。
9.根据权利要求1或2所述的方法，
其中所述第一层序列(10)和/或所述第二层序列(20)包括层或直接彼此邻接的层的序列，其中所述层或所述层序列仅包含铟或铋，其中铟的物质量份额至少为67原子％并且至多为85原子％。
10.根据权利要求1或2所述的方法，
其中所述第一层序列(10)和/或所述第二层序列(20)包括至少一个由铟构成的层和至少一个由铋构成的层，其中所述由铟构成的层和所述由铋构成的层直接彼此邻接。
11.根据权利要求1或2所述的方法，
其中所述第二层序列(20)由用铋-铟合金形成的层(29)构成。
12.根据权利要求1或2所述的方法，
其中所述第一层序列(10)和/或所述第二层序列(20)包括至少一个层(26)，该层由钛构成并且该层直接邻接于由铟构成的层(24)或由铋构成的层(23)，其中所述由钛构成的层(26)设为用于：延迟银与铟和/或铋的混合。
13.根据权利要求1或2所述的方法，
其中所述第一层序列(10)和/或所述第二层序列(20)包括由铟构成的层(13，23)和由铋构成的层(12，14，22，24)的序列，其中所述序列在其端面上分别被由钛构成的层覆盖。
14.根据权利要求12所述的方法，
其中每个由钛构成的层(29)具有最大10nm的厚度。
15.根据权利要求1或2所述的方法，
其中至少一半的由铟构成的层或每个由铟构成的层(13，23)比至少一半的由铋构成的层或每个由铋构成的层(12，14，22，24)更厚，其中至少一半的由铟构成的层和每个由铟构成的层(13，23)具有至少150nm并且至多850nm的厚度，并且一半的由铋构成的层或每个由铋构成的层(12，14，22，24)具有至少50nm并且至多300nm的厚度。
16.根据权利要求1或2所述的方法，
其中所述第一层序列的和所述第二层序列的至少一些层借助于下述沉积工艺中的一种沉积工艺产生：物理气相沉积、电镀沉积、无电流沉积。
17.一种接合配对件的装置，所述装置具有：
-第一接合配对件(1)和第二接合配对件(2)，和
-连接层(30)，所述连接层直接邻接于所述第一接合配对件和所述第二接合配对件，其中
-所述连接层(30)具有包含铋或由铋构成的区域(32)，其中所述区域(32)完全地由包含铟和/或银的材料包围。
18.根据权利要求17所述的接合配对件的装置，
其中
所述第一接合配对件(1)和所述第二接合配对件(2)由不同热膨胀特性的材料构成。
19.根据权利要求17或18所述的接合配对件的装置，
其中所述连接层(30)不具有由铋构成的层，或者其中所述连接层(30)不具有连续的由铋构成的层。
20.根据权利要求17或18所述的接合配对件的装置，
其中在所述连接层(30)横截面中，所述横截面的由铋构成的份额至多为50％。
CN201480018514.8A 2013-03-26 2014-03-24 借助于等温凝固反应来连接接合配对件以形成In‑Bi‑Ag 连接层的方法和接合配对件的相应装置 Active CN105103287B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE102013103081.5 2013-03-26
DE102013103081.5A DE102013103081A1 (de) 2013-03-26 2013-03-26 Verfahren zum Verbinden von Fügepartnern und Anordnung von Fügepartnern
PCT/EP2014/055848 WO2014154637A1 (de) 2013-03-26 2014-03-24 Verfahren zum verbinden von fügepartnern mittels isothermer erstarrungsreaktion zur bildung einer in-bi-ag-verbindungsschicht und entsprechende anordnung von fügepartnern

Publications (2)

Publication Number Publication Date
CN105103287A CN105103287A (zh) 2015-11-25
CN105103287B true CN105103287B (zh) 2018-03-23

Family

ID=50349624

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480018514.8A Active CN105103287B (zh) 2013-03-26 2014-03-24 借助于等温凝固反应来连接接合配对件以形成In‑Bi‑Ag 连接层的方法和接合配对件的相应装置

Country Status (6)

Country Link
US (1) US9502376B2 (zh)
JP (1) JP6184582B2 (zh)
KR (1) KR102172348B1 (zh)
CN (1) CN105103287B (zh)
DE (2) DE102013103081A1 (zh)
WO (1) WO2014154637A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102015114088B4 (de) * 2015-08-25 2022-02-03 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Bauelement und Verfahren zur Herstellung eines Bauelements
EP3226282A1 (en) 2016-03-31 2017-10-04 Techni Holding AS Non-eutectic bonding method with formation of a solid solution with a porous structure with a second phase dispersed therein and corresponding joint
DE102017107961B4 (de) * 2017-04-12 2022-10-13 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Verfahren zur Herstellung einer Beleuchtungseinrichtung und Beleuchtungseinrichtung
TWI622653B (zh) * 2017-05-25 2018-05-01 綠點高新科技股份有限公司 焊料合金及焊料組成
US10700036B2 (en) * 2018-10-19 2020-06-30 Toyota Motor Engineering & Manufacturing North America, Inc. Encapsulated stress mitigation layer and power electronic assemblies incorporating the same
CH717141B1 (fr) * 2019-01-16 2023-12-15 Patek Philippe Sa Geneve Procédé d'assemblage de composants horlogers.
US11373925B2 (en) 2019-05-07 2022-06-28 Light-Med (Usa), Inc. Silver-indium transient liquid phase method of bonding semiconductor device and heat-spreading mount and semiconductor structure having silver-indium transient liquid phase bonding joint
US20220304186A1 (en) * 2021-03-17 2022-09-22 Amulaire Thermal Technology, Inc. Heat-dissipating substrate with coating structure

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0911111A2 (en) * 1997-10-22 1999-04-28 Lucent Technologies Inc. Method and compositions for achieving a kinetically controlled solder bond
US6193139B1 (en) * 1996-10-17 2001-02-27 Jorma Kivilahti Method for joining metals by soldering
CN1842907A (zh) * 2003-08-26 2006-10-04 德山株式会社 元件接合用基板、元件接合基板及其制造方法
CN101958298A (zh) * 2009-07-16 2011-01-26 瑞萨电子株式会社 半导体器件及其制造方法
CN102037793A (zh) * 2008-05-21 2011-04-27 At&S奥地利科技及系统技术股份公司 用于制造印刷电路板的方法及其应用以及印刷电路板
CN102104090A (zh) * 2009-12-22 2011-06-22 财团法人工业技术研究院 发光二极管芯片固晶方法、固晶的发光二极管及芯片结构
CN102569545A (zh) * 2010-12-23 2012-07-11 财团法人工业技术研究院 发光二极管圆片接合方法、芯片制造方法及圆片接合结构

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1056514A (en) * 1975-03-31 1979-06-12 General Electric Company Lead bond structure
US4098452A (en) * 1975-03-31 1978-07-04 General Electric Company Lead bonding method
EP0365807B1 (en) * 1988-10-12 1993-12-22 International Business Machines Corporation Bonding of metallic surfaces
JPH11174993A (ja) * 1997-12-10 1999-07-02 Nippon Sheet Glass Co Ltd 透明導電膜付き基板およびそれを用いた平面型表示素子
US6740544B2 (en) * 2002-05-14 2004-05-25 Freescale Semiconductor, Inc. Solder compositions for attaching a die to a substrate
US7168608B2 (en) 2002-12-24 2007-01-30 Avago Technologies General Ip (Singapore) Pte. Ltd. System and method for hermetic seal formation
WO2004070827A1 (ja) * 2003-02-05 2004-08-19 Senju Metal Industry Co., Ltd. 端子間の接続方法及び半導体装置の実装方法
US7247514B2 (en) * 2003-04-11 2007-07-24 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for producing the same
JP4537877B2 (ja) * 2005-03-31 2010-09-08 株式会社東芝 セラミックス配線基板とそれを用いた半導体装置
DE102005029246B4 (de) * 2005-03-31 2023-06-22 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Halbleiterchip mit einer Lötschichtenfolge und Verfahren zum Löten eines Halbleiterchips
TWI401825B (zh) * 2009-11-27 2013-07-11 Ind Tech Res Inst 發光二極體晶片的固晶方法及固晶完成之發光二極體
KR20140113151A (ko) * 2013-03-15 2014-09-24 삼성전자주식회사 금속 접합층 형성방법 및 그를 이용한 반도체 발광소자 제조방법
US9272371B2 (en) * 2013-05-30 2016-03-01 Agc Automotive Americas R&D, Inc. Solder joint for an electrical conductor and a window pane including same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6193139B1 (en) * 1996-10-17 2001-02-27 Jorma Kivilahti Method for joining metals by soldering
EP0911111A2 (en) * 1997-10-22 1999-04-28 Lucent Technologies Inc. Method and compositions for achieving a kinetically controlled solder bond
CN1842907A (zh) * 2003-08-26 2006-10-04 德山株式会社 元件接合用基板、元件接合基板及其制造方法
CN102037793A (zh) * 2008-05-21 2011-04-27 At&S奥地利科技及系统技术股份公司 用于制造印刷电路板的方法及其应用以及印刷电路板
CN101958298A (zh) * 2009-07-16 2011-01-26 瑞萨电子株式会社 半导体器件及其制造方法
CN102104090A (zh) * 2009-12-22 2011-06-22 财团法人工业技术研究院 发光二极管芯片固晶方法、固晶的发光二极管及芯片结构
CN102569545A (zh) * 2010-12-23 2012-07-11 财团法人工业技术研究院 发光二极管圆片接合方法、芯片制造方法及圆片接合结构

Also Published As

Publication number Publication date
DE102013103081A1 (de) 2014-10-02
US20160027759A1 (en) 2016-01-28
KR102172348B1 (ko) 2020-10-30
DE112014001708A5 (de) 2015-12-24
US9502376B2 (en) 2016-11-22
KR20150135419A (ko) 2015-12-02
JP2016515763A (ja) 2016-05-30
WO2014154637A1 (de) 2014-10-02
JP6184582B2 (ja) 2017-08-23
CN105103287A (zh) 2015-11-25

Similar Documents

Publication Publication Date Title
CN105103287B (zh) 借助于等温凝固反应来连接接合配对件以形成In‑Bi‑Ag 连接层的方法和接合配对件的相应装置
US5821161A (en) Cast metal seal for semiconductor substrates and process thereof
US5982038A (en) Cast metal seal for semiconductor substrates
US7879455B2 (en) High-temperature solder, high-temperature solder paste and power semiconductor using same
KR101583609B1 (ko) 저-용융점 소재 층을 덮는 비-저-용융점 소재 층을 각각 포함하는 두 개의 본딩 구성요소들을 본딩시킴으로써 형성되는 고-용융점 합금을 포함하는 마이크로전자 조립체
US5881945A (en) Multi-layer solder seal band for semiconductor substrates and process
KR100762111B1 (ko) 반도체 장치
US6504242B1 (en) Electronic assembly having a wetting layer on a thermally conductive heat spreader
US5881944A (en) Multi-layer solder seal band for semiconductor substrates
EP0887851A2 (en) Method of forming interconnections on electronic modules
US20060237231A1 (en) Substrate for mounting electronic part and electronic part
TWI414049B (zh) 半導體裝置之製造方法
KR101740819B1 (ko) 반도체 장치와 반도체 장치의 제조 방법
US9373595B2 (en) Mounting structure and manufacturing method for same
US5021300A (en) Solder back contact
US7973412B2 (en) Semiconductor device using lead-free solder as die bonding material and die bonding material not containing lead
CN101512761A (zh) 电子部件装置及其制造方法与电子部件组件及其制造方法
US7906423B2 (en) Semiconductor device and method of manufacturing the same
CN104112729A (zh) 用于制造具有玻璃衬底的半导体器件的方法
US20100001400A1 (en) Solder contact
US20230268314A1 (en) Semiconductor package and manufacturing method thereof
US20080035703A1 (en) Oxidation resistant solder preform
US20240297111A1 (en) Carrier structure, package arrangement, method of forming a carrier structure, and method of forming a package arrangement
WO2023095447A1 (ja) 電子部品パッケージ、回路モジュール及び電子部品パッケージの製造方法
CN1206328A (zh) 电子模块形成相互连接的方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant