CN104979326B - Led发光组件、led发光面板和led显示屏 - Google Patents

Led发光组件、led发光面板和led显示屏 Download PDF

Info

Publication number
CN104979326B
CN104979326B CN201510400412.9A CN201510400412A CN104979326B CN 104979326 B CN104979326 B CN 104979326B CN 201510400412 A CN201510400412 A CN 201510400412A CN 104979326 B CN104979326 B CN 104979326B
Authority
CN
China
Prior art keywords
led
driving
blind hole
composite bed
led chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510400412.9A
Other languages
English (en)
Other versions
CN104979326A (zh
Inventor
林谊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Jinghong Technology Co ltd
Original Assignee
SHENZHEN JINGHONG TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHENZHEN JINGHONG TECHNOLOGY Co Ltd filed Critical SHENZHEN JINGHONG TECHNOLOGY Co Ltd
Priority to CN201510400412.9A priority Critical patent/CN104979326B/zh
Publication of CN104979326A publication Critical patent/CN104979326A/zh
Priority to RU2018104444A priority patent/RU2680257C1/ru
Priority to PCT/CN2016/098611 priority patent/WO2017005225A2/zh
Priority to US15/743,137 priority patent/US10388638B2/en
Priority to JP2018520014A priority patent/JP6533624B2/ja
Priority to EP16820876.7A priority patent/EP3321961A4/en
Application granted granted Critical
Publication of CN104979326B publication Critical patent/CN104979326B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/167Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/06102Disposition the bonding areas being at different heights
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905Shape
    • H01L2224/49051Connectors having different shapes
    • H01L2224/49052Different loop heights
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49107Connecting at different heights on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10157Shape being other than a cuboid at the active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Led Device Packages (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Illuminated Signs And Luminous Advertising (AREA)
  • General Engineering & Computer Science (AREA)

Abstract

本发明公开了LED发光组件、LED发光面板和LED显示屏。该LED发光组件包括一复合层、至少一个包含LED芯片的LED芯片组、至少一个驱动IC;复合层包括一位于前侧的基板;LED芯片和驱动IC均安装于复合层的前侧,LED芯片的负极通过打金线绑定(bonding)方式与驱动IC相连;复合层的前侧开设有多个盲孔,LED芯片的正极过一个盲孔从复合层内部接入正电极;驱动IC的VDD引脚引出导线过一个盲孔从复合层内部接入正电极;驱动IC的GND引脚引出导线过一个盲孔从复合层内部接入负电极;驱动IC之间由信号线连接。本方案实现了一种全透明的LED显示屏,透明度和像素密度都得到大幅度提高。

Description

LED发光组件、LED发光面板和LED显示屏
技术领域
本发明涉及LED显示领域,尤其涉及LED发光组件、LED发光面板和LED显示屏。
背景技术
透明LED显示屏因为通透不阻挡视线及其独特的显示效果,越来越受到市场的青睐,在商场、机场、银行、奢侈品店等高端场合应用越来越广,但是,由于LED显示屏内部控制电路极其复杂,要做到良好的通透效果,既要保证最基本的逻辑电路以驱动所有的LED灯正常工作,又要尽最大限度减少硬件对视线的阻挡,这些硬件包括结构件、电路板、塑料套件以及驱动IC、LED灯等电子元器件,因此,LED显示屏的像素密度越高,其通透效果就越难实现,例如,LED灯正常的封装尺寸就有SMD3535(外型尺寸3.5mm×3.5mm),SMD3528(外型尺寸3.5mm×2.8mm),SMD2121(外型尺寸2.1mm×2.1mm);LED显示屏驱动IC最小封装尺寸也有4mm×4mm,加上复杂的逻辑电路相互连接,基本上无法实现像素间距5mm以下的透明LED显示屏。
目前市场上透明LED显示屏的像素间距一般在10mm以上,也有达到8mm间距的,但是通透度并不理想。如申请号为CN200610164506.1的发明,使用了透明导电膜技术,具有很高的透明度,但是因为透明导电膜阻抗大、压降大的弱点,此材质不能像普通铜箔电路板一样在平面上形成细小的线路,没法在有限的尺寸范围容纳复杂的电路图形,因此只能将LED芯片的间距做得很大,实现简单的亮化及显示简单字符的功能。再如申请号为CN201310011178的发明所揭示的一种透明LED显示屏,因为将驱动IC设置在水平放置的LED灯条上,可以容纳复杂的逻辑电路,其像素间距可达到5-8mm,但是像素间距为5mm以下时,其通透度已经很低,失去了透明LED显示屏的意义。
发明内容
本发明提供了LED发光组件、LED发光面板和LED显示屏,其通过设置复合层,在复合层内布局导电层和绝缘层,将LED芯片和驱动IC安装于复合层的前侧,LED芯片和驱动IC近距离排列,LED芯片和驱动IC主要通过直接的金线绑定方式进行近距离连接,极大的减少了复杂的电路图形层,在复合层上实现了LED芯片和驱动IC的高密度安装,实现了显示细腻的LED显示屏,同时由于未封装的LED芯片和驱动IC尺寸极小,肉眼难以察觉,从而实现了一种透明度极高的LED显示屏。
为实现上述设计,本发明采用以下技术方案:
一方面采用LED发光组件,包括一复合层、至少一个包含LED芯片的LED芯片组、至少一个驱动IC;所述复合层包括一位于前侧的基板;
所述LED芯片和驱动IC均安装于所述复合层的前侧,所述LED芯片的负极引出导线与所述驱动IC相连;所述复合层的前侧开设有多个盲孔,所述LED芯片的正极过一个所述盲孔从复合层内部接入正电极;所述驱动IC的VDD引脚引出导线过一个所述盲孔从复合层内部接入正电极;所述驱动IC的GND引脚引出导线过一个所述盲孔从复合层内部接入负电极;所述驱动IC之间由信号线连接。
另一方面采用一种LED发光面板,包括至少两个前述的LED发光组件。
最后采用一种LED显示屏,包括前述的LED发光面板。
本发明的有益效果为:通过设置复合层,在复合层内布局导电层和绝缘层,将LED芯片和驱动IC安装于复合层的前侧,LED芯片和驱动IC主要通过复合层内部的导电层取电,由绝缘体实现各导电层之间的绝缘,同时,驱动IC和LED芯片之间近距离排列安装,通过金线绑定方式短距离直接连接,减少了驱动IC和LED芯片复杂的电路连接,在复合层上实现了LED芯片和驱动IC的高密度安装,实现了显示细腻的LED显示屏。
附图说明
为了更清楚地说明本发明实施例中的技术方案,下面将对本发明实施例描述中所需要使用的附图作简单的介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据本发明实施例的内容和这些附图获得其他的附图。
图1是本发明具体实施方式中提供的LED发光组件的第一实施例的主视图。
图2是本发明具体实施方式中提供的LED发光组件的第二实施例的主视图。
图3是本发明具体实施方式中提供的LED发光组件的第二实施例的电极分布示意图。
图4是是本发明具体实施方式中提供的LED发光组件的第三实施例的内部结构示意图。
图5是本发明具体实施方式中提供的LED发光组件的第四实施例的主视图。
图6是本发明具体实施方式中提供的LED发光组件的第四实施例的内部结构示意图。
图7是本发明具体实施方式中提供的LED发光组件的第五实施例的内部结构示意图。
图8是本发明具体实施方式中提供的LED发光组件的信号线的走线示意图。
图9是本发明具体实施方式中提供的LED发光面板的结构示意图。
其中:10-复合层;11-基板;12-电极层;121-正电极;122-负电极;13-第一绝缘层;14-第三绝缘层;15-第二绝缘层;16-信号线路层;20-驱动IC;21-信号引脚;22-信号线;30-LED芯片;31-导线;40-焊盘;
具体实施方式
为使本发明解决的技术问题、采用的技术方案和达到的技术效果更加清楚,下面将结合附图对本发明实施例的技术方案作进一步的详细描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
第一实施例
请参考图1,其是本发明具体实施方式中提供的LED发光组件的第一实施例的主视图。如图所示,该LED发光组件,包括一复合层10、至少一个包含LED芯片30的LED芯片组、至少一个驱动IC 20;所述复合层10包括一位于前侧的基板11;
所述LED芯片30和驱动IC 20均安装于所述复合层10的前侧,所述LED芯片30的负极引出导线31与所述驱动IC 20相连;所述复合层10的前侧开设有多个盲孔,所述LED芯片30的正极过一个所述盲孔从复合层10内部接入正电极121;所述驱动IC 20的VDD引脚引出导线31过一个所述盲孔从复合层10内部接入正电极121;所述驱动IC 20的GND引脚引出导线31过一个所述盲孔从复合层10内部接入负电极122;所述驱动IC 20之间由信号线22连接。
本方案中所描述的前侧是指发光时光线传播的方向所在的一侧,以发光的方向作为本方案描述时的前后参考。
本方案中的一个驱动IC 20可以对应一个LED芯片组,LED芯片组和驱动IC 20分行间隔排列。这种排列方式的组织结构和连接关系都比较简单,在此不做重点阐述。
在本方案中,LED芯片组一般都呈阵列分布,且相邻两行之间的距离和相邻两列之间的距离相等。可以由2×1个、2×2个或2×3个LED芯片组组成一个发光组,每个发光组对应一个驱动IC 20,驱动IC 20设置于发光组的平面中心。本方案中的实施例进行描述时,主要基于2×2的发光组布局方式。
所述复合层10为透明复合层10。复合层10包括多层绝缘或导电的透明材料组成的分层,绝缘的透明材料例如PET、PVC、PC、PE、亚克力等材料;导电的透明材料例如压克力导电透明胶、铟锡氧化物(Indium Tin Oxide,ITO)及铟锌氧化物(Indium Zinc Oxide,IZO)。导电的透明材料一般依附于相邻的绝缘层表面。
通过设置透明复合层10,在透明复合层10内布局透明导电体和透明绝缘体,将LED芯片30和驱动IC 20安装于透明复合层10的前侧,LED芯片30和驱动IC 20主要通过透明复合层10内部的透明导电体连接,由透明绝缘体实现各层透明导电体之间的绝缘,在透明复合层10上实现了LED芯片30和驱动IC 20之外区域的全透明效果,进而提供了一种可以实现像素间距5mm以下,透明度90%以上的LED显示屏。
本方案中的实施例进行描述时,主要基于透明复合层10的实现方式。
在常规的LED显示技术中,每个像素点设置一个或多个LED灯完成预定图像的显示,而LED灯本身的大小决定了现有技术制作的LED显示屏的像素点很大,显示效果不够细腻,且因为LED灯本身的阻挡无法实现高透光率。在本方案中,每个像素点的实现基础不是封装好的LED灯,而是极小的LED芯片30,在当前技术水平下,LED芯片30可以做到0.15mm×0.15mm的尺寸,可以实现细腻的像素输出。同时,采用未封装的裸晶片作为驱动IC 20,其外型尺寸一般在2mm X 2mm以下,远看人眼难以察觉,从而进一步提高透光率。在图1所示的方案的中,每个像素点设置有一个LED芯片30,可以实现最简单的LED显示,其中的LED芯片30的发光颜色为红、绿、蓝或白色,单色发光的LED常用于显示内容比较简单的公告牌等。
在本实施例中,LED芯片30和驱动IC 20的供电通过设置于复合层10内部的透明导电体实现;LED芯片30和驱动IC 20之间、驱动IC 20和驱动IC 20之间的信号传输通过复合层10前侧的信号线22实现。
所述LED芯片30和驱动IC 20通过COB或COG工艺安装于所述基板11上。
所述基板11的前侧覆盖有透明封胶,透明封胶一般采用聚胺脂、环氧树脂、聚乙烯乙酸乙烯酯、聚乙烯醋酸乙烯酯等其中的一种材料。
COB工艺、COG工艺以及封胶工艺在现有技术中多有实现,在此不做进一步说明。
综上所述,通过设置复合层10,在复合层10内布局导电层和绝缘层,将LED芯片30和驱动IC 20安装于复合层10的前侧,LED芯片30和驱动IC 20实现直接连接,避免了普通LED显示屏驱动IC 20通过2层或多层电路板复杂线路与LED芯片30连接的方式,使驱动IC20以最直接、最短程的方式对LED芯片30实现控制,从而在复合层10上实现了LED芯片30和驱动IC 20的高密度安装,同时由于LED芯片30和驱动IC 20采取没有封装的形式,以COB或COG的方式直接安装在透明复合层10上,因其尺寸极小,肉眼难以分辨,同时又可以密集安装,从而实现了极高的透明度和高密度细腻的显示效果。
第二实施例
请参考图2和图3,其分别是本发明具体实施方式中提供的LED发光组件的第二实施例的主视图和电极分布示意图。如图2所示,LED芯片组包括R-LED芯片、G-LED芯片和B-LED芯片。
三种LED芯片30的设置可以提供丰富的色彩变化,实现彩色图像的显示。
在本实施例中,所述复合层10还包括依次设置于所述基板11的后侧的电极层和绝缘层;
所述电极层设置有正电极121和负电极122,所述基板11开设有抵达所述正电极121或负电极122的多个盲孔。
为实现驱动IC 20和LED芯片30的工作,需要正电极121和负电极122供电。如图3所示,电极层不是完全覆盖于基板11的后侧,而是在基板11和绝缘层之间设置了两个独立的电极(正电极121和负电极122),正电极121和负电极122可以视为处于同一层,但是两者独立工作。透明导电体制作得到的电极层的厚度极小,为了降低供电过程中的线路电阻,电极层的宽度一般会设置得比较大,如果有必要,可以让每个电极层的宽度接近基板11的宽度的一半。
在图3中,基板11开设的盲孔抵达正电极121和负电极122,驱动IC 20的两个电源引脚分别从盲孔接入正电极121和负电极122;当然,LED芯片30的正极也是通过盲孔接入正电极121。
对于驱动IC 20与LED芯片30和内部的连接关系而言,为了保证连接效果,盲孔底部都设置有焊盘40,相当于都是通过焊盘40接入到对应的导电层。导线31和信号线22均为绑定方式打的金线。金线是直径极小,肉眼不可见的线,LED芯片30和驱动IC 20之间、LED芯片30和复合层10内部、驱动IC 20和复合层10内部均通过金线连接。
第三实施例
请参考图4,其是本发明具体实施方式中提供的LED发光组件的第三实施例的内部结构示意图。本实施例中的内部结构示意图主要基于第二实施例图2中LED芯片组的布局方式实现。如图4所示,所述复合层10还包括依次设置于所述基板11的后侧的第一电极层、第一绝缘层13、第二电极层和第二绝缘层15;所述第一电极层和第二电极层中的一个设置为正电极121,另一个设置为负电极122;所述盲孔包括贯穿所述基板11抵达正电极121的第一盲孔、贯穿所述基板11抵达负电极122的第二盲孔;所述LED芯片30的正极引出导线31过所述第一盲孔与所述正电极121相连;所述驱动IC 20的VDD引脚引出导线31过所述第一盲孔与所述正电极121相连,所述驱动IC 20的GND引脚引出导线31过所述第二盲孔与所述负电极122相连。
需要说明的是,图4并不是图2中某个位置的剖面图,仅仅是第二实施例中所示方案的内部结构的示意图,重点在于盲孔的深度及对应的导电层与驱动IC 20或LED芯片30的连接方式。在本方案中,所有与复合层10内部的连接均通过焊盘40实现。在图4所示的方案中,第一电极层设置为正电极121,第二电极层设置为负电极122;两者也可以进行互换,即第一电极层设置为负电极122;第二电极层设置为正电极121。
第四实施例
请参考图5和图6,其分别是本发明具体实施方式中提供的第四实施例的主视图和内部结构示意图。如图5所示,每5个LED芯片组组成一个发光组,每一个发光组对应一个驱动IC 20,每个发光组位于相邻两行,其中一行为2个LED芯片组,另一行为3个LED芯片组,所述驱动IC 20设置于所述相邻两行之间。
一个驱动IC 20驱动5组3个一组的LED芯片组,相邻两个驱动IC 20带载的LED如图5位置交错,这种驱动方式的实际意义在于,常用的驱动IC 20是16个输出通道驱动LED芯片30,如果是5组LED芯片组刚好是15个,如果驱动2×3的LED芯片组,那就需要18个通道,16个通道不够用。当然,如果需要驱动2×3的LED芯片组,是可以制作出有18通道的驱动IC 20的。
在本实施例中的驱动IC-LED芯片组的布局中(包括2+3的布局和2×3的布局),驱动IC 20只有一个相对的方向便于信号线22的走线,当多个本实施例中的LED发光组件组成一个大的LED发光面板时,只能往水平或竖直方向延伸,往另一方向延伸则会受制于该方向上的LED芯片组。对于这一情况针对性地提出了如图6所示的内部结构并进行走线。
如图6所示,所述复合层10还包括依次设置于所述基板11的后侧的第一电极层、第一绝缘层13、第二电极层和第二绝缘层15;所述第一电极层和第二电极层中的一个设置为正电极121,另一个设置为负电极122;所述盲孔包括贯穿所述基板11抵达正电极121的第一盲孔、贯穿所述基板11抵达负电极122的第二盲孔;所述LED芯片30的正极引出导线31过所述第一盲孔与所述正电极121相连;所述驱动IC 20的VDD引脚引出导线31过所述第一盲孔与所述正电极121相连,所述驱动IC 20的GND引脚引出导线31过所述第二盲孔与所述负电极122相连;还包括第三绝缘层14和通过所述第三绝缘层14与所述第一电极层或第二电极层实现绝缘的信号线路层16;所述盲孔包括贯穿所述基板11抵达所述信号线路层16的第三盲孔;所述信号线22为设置于所述信号线路层16的信号图形层,所述驱动IC 20的信号引脚21引出导线31过所述第三盲孔连接到所述信号图形层。
信号线22设置于复合层10内部时,只有薄薄的一层透明导电膜,为了降低电阻,会拉宽信号线22的宽度形成信号图形层。
因为驱动IC 20的信号线22至少有两条,对应的,可以设置至少2层所述信号线路层16和至少2层所述第三绝缘层14。每一条信号线22形成一信号线路层16,通过一第三绝缘层14与其它导电层绝缘。
在实际的排布方案中,正电极121、负电极122以及两个信号线路层16没有绝对意义上的前后顺序,只需要通过各个绝缘层实现各自之间的绝缘,通过盲孔与对应的部件相连即可。
当然,第二实施例中的LED芯片的布局方式或其它未详细描述的LED芯片的布局方式均可通过内置的信号线路层实现信号的传输。
第五实施例
请参考图7,其是本发明具体实施方式中提供的第五实施例的内部结构示意图。如图所示,R-LED芯片通过银浆固晶安装于所述第一盲孔对应的第一焊盘40上;所述G-LED芯片和B-LED芯片通过绝缘胶水固晶安装于所述第一盲孔对应的第一焊盘40上。
因为焊盘40和LED芯片30都是不透明的,将LED芯片30安装于焊盘40上能够进一步提高透光率,不透明的焊盘40还可阻挡LED芯片30透过复合层10向屏幕后侧发光,本方案应用于建筑上时,可有效消除屏幕发光对室内的影响。同时焊盘40作为一种金属材料制成的结构组件也能够为LED芯片30起到更好的散热效果。
需要说明的是,LED芯片30设置于焊盘40上的方式并不是某一LED芯片30的布局方式中的特定实现方式,对于任何布局方式中的盲孔,都可将LED芯片30设置于对应的焊盘实现本实施例中的设计效果。
整体而言,为了方便后续组装,LED发光组件最好安装尽可能多的LED芯片组,如图8所示,驱动IC 20通过之字形连接形成前后相连的单向信号链路,实现图像数据的传输和显示。
本实施例中还提供了LED发光面板,包括至少两个前述的LED发光组件,所述LED发光组件顺序排列。排列如图9所示。
每个LED发光组件之间通过之字形连接形成前后相连的单向信号链路。也可让每个LED发光组件接入信号总线实现信号接入。
最后,还提供了LED显示屏,设置有如图9所示的LED发光面板。
以上结合具体实施例描述了本发明的技术原理。这些描述只是为了解释本发明的原理,而不能以任何方式解释为对本发明保护范围的限制。基于此处的解释,本领域的技术人员不需要付出创造性的劳动即可联想到本发明的其它具体实施方式,这些方式都将落入本发明的保护范围之内。

Claims (18)

1.一种LED发光组件,其特征在于,包括一复合层(10)、至少一个包含LED芯片(30)的LED芯片组、至少一个驱动IC(20);所述复合层(10)包括一位于前侧的基板(11);
所述LED芯片(30)和驱动IC(20)均安装于所述复合层(10)的前侧,所述LED芯片(30)的负极引出导线(31)与所述驱动IC(20)相连;所述复合层(10)的前侧开设有多个盲孔,所述LED芯片(30)的正极穿过一个所述盲孔从复合层(10)内部接入正电极(121);所述驱动IC(20)的VDD引脚引出导线(31)穿过一个所述盲孔从复合层(10)内部接入正电极(121);所述驱动IC(20)的GND引脚引出导线(31)穿过一个所述盲孔从复合层(10)内部接入负电极(122);所述驱动IC(20)之间由信号线(22)连接。
2.根据权利要求1所述的LED发光组件,其特征在于,所述复合层(10)为透明复合层。
3.根据权利要求2所述的LED发光组件,其特征在于,每个所述LED芯片组对应一个驱动IC(20),所述LED芯片组和驱动IC(20)分行间隔排列。
4.根据权利要求2所述的LED发光组件,其特征在于,包括多个呈阵列分布的LED芯片组。
5.根据权利要求4所述的LED发光组件,其特征在于,每2×1个、2×2个或2×3个LED芯片组组成一个发光组,每一个发光组对应一个驱动IC(20),所述驱动IC(20)设置于所述发光组的平面中心。
6.根据权利要求4所述的LED发光组件,其特征在于,每5个LED芯片组组成一个发光组,每一个发光组对应一个驱动IC(20),每个发光组位于相邻两行,其中一行为2个LED芯片组,另一行为3个LED芯片组,所述驱动IC(20)设置于所述相邻两行之间。
7.根据权利要求1-6任意一项所述的LED发光组件,其特征在于,所述驱动IC(20)为未封装的裸晶片。
8.根据权利要求1-6任意一项所述的LED发光组件,其特征在于,所述导线(31)和信号线(22)均为绑定方式打的金线。
9.根据权利要求1-6任意一项所述的LED发光组件,其特征在于,所述复合层(10)还包括依次设置于所述基板(11)后侧的电极层和第二绝缘层(15);
所述电极层设置有正电极(121)和负电极(122),所述基板(11)开设有抵达所述正电极(121)或负电极(122)的多个盲孔。
10.根据权利要求1-6任意一项所述的LED发光组件,其特征在于,所述复合层(10)还包括依次设置于所述基板(11)后侧的第一电极层、第一绝缘层(13)、第二电极层和第二绝缘层(15);所述第一电极层和第二电极层中的一个设置为正电极(121),另一个设置为负电极(122);所述盲孔包括贯穿所述基板(11)抵达正电极(121)的第一盲孔、贯穿所述基板(11)抵达负电极(122)的第二盲孔;所述LED芯片(30)的正极引出导线(31)穿过所述第一盲孔与所述正电极(121)相连;所述驱动IC(20)的VDD引脚引出导线(31)穿过所述第一盲孔与所述正电极(121)相连,所述驱动IC(20)的GND引脚引出导线(31)穿过所述第二盲孔与所述负电极(122)相连。
11.根据权利要求1-6任意一项所述的LED发光组件,其特征在于,所述复合层(10)还包括依次设置于所述基板(11)后侧的第一电极层、第一绝缘层(13)、第二电极层和第二绝缘层(15);所述第一电极层和第二电极层中的一个设置为正电极(121),另一个设置为负电极(122);所述盲孔包括贯穿所述基板(11)抵达正电极(121)的第一盲孔和贯穿所述基板(11)抵达负电极(122)的第二盲孔;所述LED芯片(30)的正极引出的导线(31)穿过所述第一盲孔与所述正电极(121)相连;所述驱动IC(20)的VDD引脚引出的导线(31)穿过所述第一盲孔与所述正电极(121)相连,所述驱动IC(20)的GND引脚引出的导线(31)穿过所述第二盲孔与所述负电极(122)相连;还包括第三绝缘层(14)和通过所述第三绝缘层(14)与所述第一电极层或第二电极层实现绝缘的信号线路层(16);所述盲孔包括贯穿所述基板(11)抵达所述信号线路层(16)的第三盲孔;所述信号线(22)为设置于所述信号线路层(16)的信号图形层,所述驱动IC(20)的信号引脚(21)引出导线(31)穿过所述第三盲孔连接到所述信号图形层。
12.根据权利要求11所述的LED发光组件,其特征在于,所述复合层(10)包括至少2层所述信号线路层(16)和至少2层所述第三绝缘层(14)。
13.根据权利要求11所述的LED发光组件,其特征在于,所述盲孔底部设置有焊盘(40),所述导线(31)通过所述焊盘(40)与所述复合层(10)电性连接。
14.根据权利要求13所述的LED发光组件,其特征在于,一个所述LED芯片组包括R-LED芯片、G-LED芯片和B-LED芯片。
15.根据权利要求14所述的LED发光组件,其特征在于,所述R-LED芯片通过银浆固晶安装于所述第一盲孔对应的第一焊盘上;所述G-LED芯片和B-LED芯片通过绝缘胶水固晶安装于所述第一盲孔对应的第一焊盘上。
16.根据权利要求1所述的LED发光组件,其特征在于,所述LED芯片(30)和驱动IC(20)通过COB或COG工艺安装于所述基板(11)上,所述基板(11)的前侧覆盖有透明封胶。
17.一种LED发光面板,其特征在于,包括至少两个如权利要求1-16任意一项所述的LED发光组件。
18.一种LED显示屏,其特征在于,包括如权利要求17所述的LED发光面板。
CN201510400412.9A 2015-07-09 2015-07-09 Led发光组件、led发光面板和led显示屏 Active CN104979326B (zh)

Priority Applications (6)

Application Number Priority Date Filing Date Title
CN201510400412.9A CN104979326B (zh) 2015-07-09 2015-07-09 Led发光组件、led发光面板和led显示屏
RU2018104444A RU2680257C1 (ru) 2015-07-09 2016-09-09 Светодиодный модуль, светодиодная панель и светодиодный экран
PCT/CN2016/098611 WO2017005225A2 (zh) 2015-07-09 2016-09-09 Led发光组件、led发光面板和led显示屏
US15/743,137 US10388638B2 (en) 2015-07-09 2016-09-09 LED light-emitting assembly, LED light-emitting panel, and LED display screen
JP2018520014A JP6533624B2 (ja) 2015-07-09 2016-09-09 Led発光ユニット、led発光パネル及びledディスプレイスクリーン
EP16820876.7A EP3321961A4 (en) 2015-07-09 2016-09-09 LED LIGHT EMITTING ARRANGEMENT, LED LIGHT EMITTING TABLE AND LED DISPLAY SHADE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510400412.9A CN104979326B (zh) 2015-07-09 2015-07-09 Led发光组件、led发光面板和led显示屏

Publications (2)

Publication Number Publication Date
CN104979326A CN104979326A (zh) 2015-10-14
CN104979326B true CN104979326B (zh) 2017-12-05

Family

ID=54275696

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510400412.9A Active CN104979326B (zh) 2015-07-09 2015-07-09 Led发光组件、led发光面板和led显示屏

Country Status (6)

Country Link
US (1) US10388638B2 (zh)
EP (1) EP3321961A4 (zh)
JP (1) JP6533624B2 (zh)
CN (1) CN104979326B (zh)
RU (1) RU2680257C1 (zh)
WO (1) WO2017005225A2 (zh)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104979326B (zh) 2015-07-09 2017-12-05 深圳市晶泓科技有限公司 Led发光组件、led发光面板和led显示屏
RU2690769C1 (ru) 2015-08-06 2019-06-05 И Линь Светодиодный пиксельный элемент, светоизлучающий компонент, светоизлучающая панель и экран дисплея
FR3069089B1 (fr) * 2017-07-13 2019-08-09 Thales Afficheur transparent a matrice active comportant des pixels emissifs a diodes electroluminescentes colorees
CN109272877A (zh) * 2018-07-31 2019-01-25 深圳市创显光电有限公司 一种高集成度的led显示装置
CN109103176A (zh) * 2018-08-10 2018-12-28 深圳市晶泓科技有限公司 一种led发光组件、led发光面板以及led显示屏
CN109087910A (zh) * 2018-08-10 2018-12-25 深圳市晶泓科技有限公司 一种led发光组件、led发光面板以及led显示屏
CN112673411B (zh) * 2018-09-07 2023-10-10 株式会社半导体能源研究所 显示装置、显示模块及电子设备
CN113661783A (zh) * 2019-03-28 2021-11-16 昕诺飞控股有限公司 用于颜色混合的多层pcb堆叠
CN110838266A (zh) * 2019-11-20 2020-02-25 江苏上达电子有限公司 基于内埋晶体管高分辨率点阵式电子驱动基板设计方法
TWI715323B (zh) * 2019-12-02 2021-01-01 友達光電股份有限公司 顯示裝置
CN113724633A (zh) * 2020-05-26 2021-11-30 京东方科技集团股份有限公司 一种驱动芯片及显示装置
CN111653556B (zh) * 2020-07-09 2024-06-04 李�浩 一种可视有色线路透明发光组件
RU2739704C1 (ru) * 2020-09-29 2020-12-28 Дмитрий Николаевич Карпенко Устройство и система модульного равномерного освещения
KR20220069690A (ko) * 2020-11-20 2022-05-27 삼성전자주식회사 디스플레이 모듈, 디스플레이 장치 및 그 제조방법
CN214147795U (zh) * 2021-01-11 2021-09-07 黄萍 信号串联的移位寄存贴片发光二极管灯珠用印制电路板
CN112992879B (zh) * 2021-02-10 2023-10-17 Tcl华星光电技术有限公司 阵列基板、背光模组及显示面板
CN113113526B (zh) * 2021-04-16 2022-11-25 安徽精卓光显技术有限责任公司 一种小尺寸led透明显示屏及其生产方法
CN113809063A (zh) * 2021-09-17 2021-12-17 深圳市兆驰晶显技术有限公司 一种微间距led灯板及led灯板晶元植入方法
CN116612714A (zh) * 2022-03-27 2023-08-18 深圳市美矽微半导体有限公司 一种led载板及其显示设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202282120U (zh) * 2011-09-14 2012-06-20 北京富卓电子科技股份有限公司 高清led矩阵显示屏
CN202551491U (zh) * 2012-03-23 2012-11-21 深圳市三德冠精密电路科技有限公司 一种用于制作连续led灯条的柔性线路板
CN204857715U (zh) * 2015-07-09 2015-12-09 林谊 Led发光组件、led发光面板和led显示屏

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2942398B2 (ja) 1991-09-17 1999-08-30 電気化学工業株式会社 マトリックス回路基板
CN101740560B (zh) 2003-04-01 2012-11-21 夏普株式会社 发光装置、背侧光照射装置、显示装置
KR101171178B1 (ko) * 2005-01-04 2012-08-06 삼성전자주식회사 커팅 패턴이 형성된 가요성 인쇄회로기판용 원판 및 이를커팅한 가요성 인쇄회로기판을 구비한 평판표시장치
CN2817077Y (zh) 2005-03-23 2006-09-13 柯雅慧 二极管封装结构
CN100550370C (zh) 2006-09-29 2009-10-14 宝创科技股份有限公司 发光二极管发光装置的平面结构
US20080151143A1 (en) 2006-10-19 2008-06-26 Intematix Corporation Light emitting diode based backlighting for color liquid crystal displays
JP5038997B2 (ja) * 2008-09-02 2012-10-03 本田技研工業株式会社 車両用操舵装置
US8390606B2 (en) * 2008-10-07 2013-03-05 Sharp Kabushiki Kaisha Display device, method for manufacturing same, and active matrix substrate
US20110205716A1 (en) * 2008-11-19 2011-08-25 Hiroyuki Moriwaki Circuit substrate, display panel and display device
JP5216602B2 (ja) * 2009-01-08 2013-06-19 株式会社日立製作所 画像表示装置
US8094102B2 (en) * 2009-01-18 2012-01-10 Apa Electronic Co.,Ltd. Single full-color LED with driving mechanism
US8322882B2 (en) * 2010-09-22 2012-12-04 Bridgelux, Inc. Flexible distributed LED-based light source and method for making the same
US9698327B2 (en) * 2012-06-07 2017-07-04 Shikoku Instrumentation Co., Ltd. LED illumination module and LED illumination apparatus
KR101983374B1 (ko) * 2012-11-06 2019-08-29 삼성디스플레이 주식회사 표시 패널, 칩 온 필름, 및 이들을 포함하는 표시 장치
CN103065560B (zh) * 2013-01-11 2015-09-09 深圳市晶泓科技有限公司 一种led显示屏显示单元及其生产方法
US8916902B2 (en) * 2013-04-17 2014-12-23 Ubleds Co., Ltd. LED module packaging structure with an IC chip
JP6128046B2 (ja) * 2014-03-31 2017-05-17 ソニー株式会社 実装基板および電子機器
CN203800046U (zh) 2014-04-11 2014-08-27 广东威创视讯科技股份有限公司 一种灯驱合一的led封装器件
CN103996676B (zh) * 2014-06-05 2018-02-13 广东威创视讯科技股份有限公司 一种led封装结构
US9991423B2 (en) * 2014-06-18 2018-06-05 X-Celeprint Limited Micro assembled LED displays and lighting elements
CN104979326B (zh) 2015-07-09 2017-12-05 深圳市晶泓科技有限公司 Led发光组件、led发光面板和led显示屏
CN205016161U (zh) 2015-08-06 2016-02-03 林谊 Led像素点、发光组件、发光面板和显示屏

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN202282120U (zh) * 2011-09-14 2012-06-20 北京富卓电子科技股份有限公司 高清led矩阵显示屏
CN202551491U (zh) * 2012-03-23 2012-11-21 深圳市三德冠精密电路科技有限公司 一种用于制作连续led灯条的柔性线路板
CN204857715U (zh) * 2015-07-09 2015-12-09 林谊 Led发光组件、led发光面板和led显示屏

Also Published As

Publication number Publication date
RU2680257C1 (ru) 2019-02-19
CN104979326A (zh) 2015-10-14
EP3321961A4 (en) 2019-03-06
EP3321961A2 (en) 2018-05-16
WO2017005225A2 (zh) 2017-01-12
JP6533624B2 (ja) 2019-06-19
WO2017005225A3 (zh) 2017-02-02
JP2018530792A (ja) 2018-10-18
US10388638B2 (en) 2019-08-20
US20190107271A1 (en) 2019-04-11

Similar Documents

Publication Publication Date Title
CN104979326B (zh) Led发光组件、led发光面板和led显示屏
CN107710424B (zh) Led像素点、发光组件、发光面板和显示屏
CN205016161U (zh) Led像素点、发光组件、发光面板和显示屏
CN107219660A (zh) 一种阵列基板、显示面板和显示装置
CN110649042B (zh) 显示面板和显示装置
CN110033700A (zh) 显示设备和柔性电路板
CN207883275U (zh) 一种阵列基板
CN109671747A (zh) 一种oled显示器
CN209119108U (zh) 一种oled显示器
CN204857715U (zh) Led发光组件、led发光面板和led显示屏
CN109087910A (zh) 一种led发光组件、led发光面板以及led显示屏
KR20130055203A (ko) 액정표시장치 및 그 제조방법
CN208622352U (zh) 一种led显示单元组及显示面板
CN103165028A (zh) 内嵌式led显示屏及其制造工艺
CN206864502U (zh) 电致发光器件及含其的显示设备
TWM619393U (zh) 柔性透明顯示屏及其柔性線路板
CN207852220U (zh) 一种led透明显示屏结构
CN109686259A (zh) 显示面板及显示装置
TWI822335B (zh) 柔性透明顯示屏及其柔性線路板
CN206685423U (zh) 一种正贴正发光led、灯条及高透率显示屏
TWI832429B (zh) 柔性透明顯示屏及其柔性線路板
KR20200137545A (ko) 반도체 발광소자 패널
TWI789756B (zh) 柔性透明顯示屏及其柔性線路板
CN104091528A (zh) 一种新型led户外广告屏
WO2024130716A1 (zh) 发光模组和显示装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20171106

Address after: 518000 Guangdong province Shenzhen City Pingshan Pingshan Street Community Temin Industrial Park Hui tou

Applicant after: Shenzhen Jinghong Technology Co.,Ltd.

Address before: 518122 Guangdong province Shenzhen City Pingshan Kengzi Zhen Zi Heng Road No. 49 chuangzhao Industrial Park Building 5

Applicant before: Lin Yi

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant
CP02 Change in the address of a patent holder

Address after: 518118, 5th Floor, Building 2, No. 8 Qinglan 1st Road, Zhukeng Community, Longtian Street, Pingshan District, Shenzhen City, Guangdong Province

Patentee after: Shenzhen Jinghong Technology Co.,Ltd.

Address before: 518000 Taiminghui Industrial Park, Tiantou Community, Pingshan Street, Pingshan New District, Shenzhen, Guangdong Province

Patentee before: Shenzhen Jinghong Technology Co.,Ltd.

CP02 Change in the address of a patent holder