CN104900694A - 横向扩散金属氧化物半导体器件及其制造方法 - Google Patents

横向扩散金属氧化物半导体器件及其制造方法 Download PDF

Info

Publication number
CN104900694A
CN104900694A CN201410075277.0A CN201410075277A CN104900694A CN 104900694 A CN104900694 A CN 104900694A CN 201410075277 A CN201410075277 A CN 201410075277A CN 104900694 A CN104900694 A CN 104900694A
Authority
CN
China
Prior art keywords
metal oxide
oxide semiconductor
semiconductor device
groove
isolation structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410075277.0A
Other languages
English (en)
Inventor
韩广涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CSMC Technologies Corp
Original Assignee
Wuxi CSMC Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuxi CSMC Semiconductor Co Ltd filed Critical Wuxi CSMC Semiconductor Co Ltd
Priority to CN201410075277.0A priority Critical patent/CN104900694A/zh
Publication of CN104900694A publication Critical patent/CN104900694A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816Lateral DMOS transistors, i.e. LDMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642Isolation within the component, i.e. internal isolation
    • H01L29/0649Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066Gate region of field-effect devices with PN junction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7816Lateral DMOS transistors, i.e. LDMOS transistors
    • H01L29/7825Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1041Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface
    • H01L29/1045Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a non-uniform doping structure in the channel region surface the doping structure being parallel to the channel length, e.g. DMOS like

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

本发明涉及一种横向扩散金属氧化物半导体器件,包括浅沟槽隔离结构和多晶硅栅极,多晶硅栅极部分覆盖于浅沟槽隔离结构上,浅沟槽隔离结构上开有凹槽,器件还包括与多晶硅栅极直接连接且填充入凹槽内的延伸部,延伸部的材质为半导体材料或金属材料。本发明还涉及一种横向扩散金属氧化物半导体器件的制造方法。本发明覆盖在STI上方的多晶硅栅极延伸至STI内的凹槽,与漂移区silicon间有效距离变小、电容变大,即使有电荷被俘获在STI的边角,也会由于栅压的作用而减弱其对Idlin的影响,减小Idlin退化、提高器件的HCL寿命。器件在关态时,延伸部可增强漂移区耗尽,开态时栅压又能增强对STI旁边及被多晶硅覆盖的下方区域中N型杂质的积累,既能提高off-BV,又能降低Rdson。

Description

横向扩散金属氧化物半导体器件及其制造方法
技术领域
本发明涉及半导体器件,特别是涉及一种LDMOS器件,还涉及一种LDMOS器件的制造方法。
背景技术
随着横向扩散金属氧化物半导体(LDMOS)器件在集成电路中的应用越来越广泛,对于关态崩溃电压(off-BV)更高,导通电阻(Rdson)更小的LDMOS的需求越来越迫切。而Rdson越小,意味着漂移区浓度越高,LDMOS在工作时的电场就越大,热载流子注入(HCI)现象越严重,器件寿命越差。尤其是漂移区有浅沟槽隔离(STI)结构的LDMOS,由于开态时,电流会直接流经STI边角处,在此处产生较强的碰撞电离,使热载流子注入到STI边角处,导致器件退化。
一种解决方法是通过拉大P阱与STI之间的距离,使电流在漂移区提前分流,不再完全通过STI边角处,碰撞电离的位置也会远离STI边角,从而减少STI边角处对电荷的俘获,提高器件寿命。
然而,P阱与STI间距离拉大的同时,导通电阻也会变大,甚至由于N型杂质增加后,漂移区难以完全耗尽,导致off-BV降低。
发明内容
基于此,有必要提供一种既能解决热载流子注入问题、又能够兼顾off-BV和Rdson的横向扩散金属氧化物半导体器件。
一种横向扩散金属氧化物半导体器件,包括浅沟槽隔离结构和多晶硅栅极,所述多晶硅栅极部分覆盖于浅沟槽隔离结构上,所述浅沟槽隔离结构上开有凹槽,所述器件还包括与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部,所述延伸部的材质为半导体材料或金属材料。
在其中一个实施例中,所述延伸部为与所述多晶硅栅极一体的多晶硅。
在其中一个实施例中,所述延伸部向下伸入所述凹槽的深度为0.1微米-0.7微米,凹槽所在的浅沟槽隔离结构的深度为0.2微米~0.8微米。
在其中一个实施例中,所述横向扩散金属氧化物半导体器件为N沟道横向扩散金属氧化物半导体器件。
还有必要提供一种横向扩散金属氧化物半导体器件的制造方法。
一种横向扩散金属氧化物半导体器件的制造方法,包括形成浅沟槽隔离结构的步骤,还包括通过光刻和刻蚀在所述浅沟槽隔离结构上形成凹槽的步骤,和形成多晶硅栅极及与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部的步骤,所述多晶硅栅极部分覆盖于浅沟槽隔离结构上,所述延伸部的材质为半导体材料或金属材料。
在其中一个实施例中,所述延伸部为与所述多晶硅栅极一体的多晶硅,所述形成多晶硅栅极及与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部的步骤,是淀积多晶硅,所述多晶硅延覆盖在所述浅沟槽隔离结构上的部分填充入所述凹槽内。
在其中一个实施例中,所述凹槽的深度为0.1微米-0.7微米,凹槽所在的浅沟槽隔离结构的深度为0.2微米~0.8微米。
在其中一个实施例中,所述横向扩散金属氧化物半导体器件是N沟道横向扩散金属氧化物半导体器件。
上述横向扩散金属氧化物半导体器件,覆盖在STI上方的多晶硅栅极通过延伸部延伸至STI内的凹槽中,与漂移区silicon间的距离变小、电容变大,在器件使用过程中,即使有电荷被俘获在STI的边角处,也会由于栅压的作用而减弱其对线性驱动电流(Idlin)的影响,从而减小Idlin退化、提高器件的热载流子注入寿命。器件在关态时,延伸部可以增强漂移区耗尽,开态时栅压又能增强对STI旁边及被多晶硅覆盖的下方区域中N型杂质的积累,既能提高关态崩溃电压(off-BV),又能降低导通电阻(Rdson)。
附图说明
图1是传统的带有STI的NLDMOS器件的剖面示意图;
图2是一实施例中NLDMOS器件的剖面示意图;
图3是图1所示NLDMOS器件的电流流向图;
图4是图2所示NLDMOS器件的电流流向图;
图5是图1所示NLDMOS器件的碰撞电离分布图;
图6是图2所示NLDMOS器件的碰撞电离分布图。
具体实施方式
为使本发明的目的、特征和优点能够更为明显易懂,下面结合附图对本发明的具体实施方式做详细的说明。
图1为一种传统的带有STI的N沟道横向扩散金属氧化物半导体(NLDMOS)器件的剖面示意图,图2是本发明一实施例中NLDMOS器件的剖面示意图。图2所示的NLDMOS器件包括衬底150、漂移区140、阱区130、漂移区140内的漏极142、阱区130内的衬底引出区132、阱区130内的源极134、将漏极142与阱区130分隔开的STI结构120、以及栅极110。本实施例利用一次光刻和刻蚀,在STI结构120中形成一定深度的凹槽,与多晶硅栅极110直接连接的延伸部112填充入凹槽内。在本实施例中,是淀积多晶硅使得其覆盖在STI结构120上的部分填充入凹槽内,形成延伸部112。在其它实施例中,也可以使用其它半导体材料或金属材料作为延伸部112,只要其电阻率合适、并与多晶硅栅极110电性连接就也能达到相应的效果。
上述横向扩散金属氧化物半导体器件,多晶硅栅极110与N型漂移区间的距离变小、电容变大,即使有电荷被俘获在STI结构120的边角处,也会由于栅压的作用而减弱其对线性驱动电流(Idlin)的影响,从而减小Idlin退化、提高器件的HCI寿命。
请参照图2,在本实施例中,STI结构120的深度为0.2-0.8微米,通过刻蚀在STI结构120中形成的凹槽的深度为0.1-0.7微米,因此延伸部112向下伸入凹槽的深度a为0.1-0.7微米。
除去上述使HCI寿命提高的效应以外,还有下述直接减少电荷trap量的效应。
图3是图1所示NLDMOS器件的电流流向图,图4是图2所示NLDMOS器件的电流流向图,可以看到电流路径201远离了延伸部112附近的STI边角。图5是图1所示NLDMOS器件的碰撞电离分布图,图6是图2所示NLDMOS器件的碰撞电离分布图,示出了碰撞电离(Impact Ionization)的情况,可以看到碰撞电离区域203远离了延伸部112附近的STI边角,并且有所减弱。上述横向扩散金属氧化物半导体器件开态时的电流流经路径远离了STI结构120的边角,使STI边角处的碰撞电离减弱,那么STI边角处对热载流子的俘获就会减少,HCI寿命提高。
由于多晶硅栅极110延伸至STI结构120内部,器件在关态时,延伸部112的多晶硅可以增强漂移区耗尽,开态时栅压又能增强对STI结构120旁边及被多晶硅覆盖的下方区域中N型杂质的积累,既能提高关态崩溃电压(off-BV),又能降低导通电阻(Rdson)。也就是说本发明中不仅可以提高器件的HCI寿命,同时还可以使器件的off-BV更高,Rdson更小。在上述结构的基础上,若将P阱与STI结构120间的距离适当拉大,可以使HCI寿命更高,而off-BV和Rdson依然能够优于传统结构的LDMOS。
可以理解的,上述实施例中是以N沟道横向扩散金属氧化物半导体器件为例进行说明,但上述结构和制造方法同样适用于P沟道横向扩散金属氧化物半导体器件。
以上所述实施例仅表达了本发明的几种实施方式,其描述较为具体和详细,但并不能因此而理解为对本发明专利范围的限制。应当指出的是,对于本领域的普通技术人员来说,在不脱离本发明构思的前提下,还可以做出若干变形和改进,这些都属于本发明的保护范围。因此,本发明专利的保护范围应以所附权利要求为准。

Claims (8)

1.一种横向扩散金属氧化物半导体器件,包括浅沟槽隔离结构和多晶硅栅极,所述多晶硅栅极部分覆盖于浅沟槽隔离结构上,其特征在于,所述浅沟槽隔离结构上开有凹槽,所述器件还包括与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部,所述延伸部的材质为半导体材料或金属材料。
2.根据权利要求1所述的横向扩散金属氧化物半导体器件,其特征在于,所述延伸部为与所述多晶硅栅极一体的多晶硅。
3.根据权利要求1或2所述的横向扩散金属氧化物半导体器件,其特征在于,所述延伸部向下伸入所述凹槽的深度为0.1微米-0.7微米,凹槽所在的浅沟槽隔离结构的深度为0.2微米~0.8微米。
4.根据权利要求1所述的横向扩散金属氧化物半导体器件,其特征在于,所述横向扩散金属氧化物半导体器件为N沟道横向扩散金属氧化物半导体器件。
5.一种横向扩散金属氧化物半导体器件的制造方法,包括形成浅沟槽隔离结构的步骤,其特征在于,还包括通过光刻和刻蚀在所述浅沟槽隔离结构上形成凹槽的步骤,和形成多晶硅栅极及与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部的步骤,所述多晶硅栅极部分覆盖于浅沟槽隔离结构上,所述延伸部的材质为半导体材料或金属材料。
6.根据权利要求5所述的横向扩散金属氧化物半导体器件的制造方法,其特征在于,所述延伸部为与所述多晶硅栅极一体的多晶硅,所述形成多晶硅栅极及与所述多晶硅栅极直接连接且填充入所述凹槽内的延伸部的步骤,是淀积多晶硅,所述多晶硅延覆盖在所述浅沟槽隔离结构上的部分填充入所述凹槽内。
7.根据权利要求5或6所述的横向扩散金属氧化物半导体器件的制造方法,其特征在于,所述凹槽的深度为0.1微米-0.7微米,凹槽所在的浅沟槽隔离结构的深度为0.2微米~0.8微米。
8.根据权利要求5所述的横向扩散金属氧化物半导体器件的制造方法,其特征在于,所述横向扩散金属氧化物半导体器件是N沟道横向扩散金属氧化物半导体器件。
CN201410075277.0A 2014-03-03 2014-03-03 横向扩散金属氧化物半导体器件及其制造方法 Pending CN104900694A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410075277.0A CN104900694A (zh) 2014-03-03 2014-03-03 横向扩散金属氧化物半导体器件及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410075277.0A CN104900694A (zh) 2014-03-03 2014-03-03 横向扩散金属氧化物半导体器件及其制造方法

Publications (1)

Publication Number Publication Date
CN104900694A true CN104900694A (zh) 2015-09-09

Family

ID=54033241

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410075277.0A Pending CN104900694A (zh) 2014-03-03 2014-03-03 横向扩散金属氧化物半导体器件及其制造方法

Country Status (1)

Country Link
CN (1) CN104900694A (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108962974A (zh) * 2018-06-22 2018-12-07 杭州电子科技大学 一种具有l形垂直场板的ldmos晶体管
CN109585550A (zh) * 2017-09-28 2019-04-05 台湾积体电路制造股份有限公司 半导体结构和半导体制造方法
CN110518056A (zh) * 2019-08-02 2019-11-29 无锡华润上华科技有限公司 横向扩散金属氧化物半导体器件及其制造方法
CN113380627A (zh) * 2021-08-12 2021-09-10 晶芯成(北京)科技有限公司 一种ldmos晶体管及其形成方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101145579A (zh) * 2006-09-17 2008-03-19 万国半导体股份有限公司 具有槽沟的源体短路电极的、逆槽沟和源极接地的场效应晶体管结构
US20090283825A1 (en) * 2008-05-16 2009-11-19 Asahi Kasei Mircrodevices Corporation High speed orthogonal gate edmos device and fabrication
CN103050528A (zh) * 2011-10-17 2013-04-17 中芯国际集成电路制造(上海)有限公司 Ldmos晶体管及其制作方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101145579A (zh) * 2006-09-17 2008-03-19 万国半导体股份有限公司 具有槽沟的源体短路电极的、逆槽沟和源极接地的场效应晶体管结构
US20090283825A1 (en) * 2008-05-16 2009-11-19 Asahi Kasei Mircrodevices Corporation High speed orthogonal gate edmos device and fabrication
CN103050528A (zh) * 2011-10-17 2013-04-17 中芯国际集成电路制造(上海)有限公司 Ldmos晶体管及其制作方法

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109585550A (zh) * 2017-09-28 2019-04-05 台湾积体电路制造股份有限公司 半导体结构和半导体制造方法
CN109585550B (zh) * 2017-09-28 2022-06-07 台湾积体电路制造股份有限公司 半导体结构和半导体制造方法
US11721758B2 (en) 2017-09-28 2023-08-08 Taiwan Semiconductor Manufacturing Company Ltd. Semiconductor structure and associated fabricating method
CN108962974A (zh) * 2018-06-22 2018-12-07 杭州电子科技大学 一种具有l形垂直场板的ldmos晶体管
CN108962974B (zh) * 2018-06-22 2021-10-15 杭州电子科技大学 一种具有l形垂直场板的ldmos晶体管
CN110518056A (zh) * 2019-08-02 2019-11-29 无锡华润上华科技有限公司 横向扩散金属氧化物半导体器件及其制造方法
CN113380627A (zh) * 2021-08-12 2021-09-10 晶芯成(北京)科技有限公司 一种ldmos晶体管及其形成方法

Similar Documents

Publication Publication Date Title
US11257944B2 (en) Semiconductor device and semiconductor device manufacturing method
CN110785836B (zh) 半导体装置
US9349721B2 (en) Semiconductor device
US20160079375A1 (en) Semiconductor device and method for manufacturing same
US9312337B2 (en) Semiconductor device
US20130248998A1 (en) Semiconductor device
US9859414B2 (en) Semiconductor device
US9048215B2 (en) Semiconductor device having a high breakdown voltage
US9324817B2 (en) Method for forming a transistor device having a field electrode
KR102068842B1 (ko) 반도체 전력소자
JP2009038318A (ja) 半導体装置
KR102333100B1 (ko) Ldmos 소자 및 그 제조 방법
KR20170034899A (ko) 스위칭 소자
CN102569403A (zh) 分裂栅型沟槽功率mos器件的终端结构及其制造方法
CN106992212B (zh) 具有增大的栅-漏电容的晶体管器件
US8735973B2 (en) Trench-gate MOSFET device and method for making the same
CN104900694A (zh) 横向扩散金属氧化物半导体器件及其制造方法
CN105322020A (zh) 高压金属氧化物半导体器件及其形成方法
JP2015037188A (ja) 電力半導体素子及びその製造方法
US10026835B2 (en) Field boosted metal-oxide-semiconductor field effect transistor
CN105140289A (zh) N型ldmos器件及工艺方法
CN111295763A (zh) 宽带隙半导体装置
US20150372134A1 (en) Semiconductor structure and method for manufacturing the same
US8421149B2 (en) Trench power MOSFET structure with high switching speed and fabrication method thereof
TW201901811A (zh) 具有改善的傳導性和高反向偏壓效能的垂直功率電晶體

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20170517

Address after: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Applicant after: Wuxi CSMC Semiconductor Co., Ltd.

Applicant after: Wuxi Huarun Shanghua Technology Co., Ltd.

Address before: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Applicant before: Wuxi CSMC Semiconductor Co., Ltd.

TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20170926

Address after: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Applicant after: Wuxi Huarun Shanghua Technology Co., Ltd.

Address before: 214028 Xinzhou Road, Wuxi national hi tech Industrial Development Zone, Jiangsu, China, No. 8

Applicant before: Wuxi CSMC Semiconductor Co., Ltd.

Applicant before: Wuxi Huarun Shanghua Technology Co., Ltd.

TA01 Transfer of patent application right
RJ01 Rejection of invention patent application after publication

Application publication date: 20150909

RJ01 Rejection of invention patent application after publication