CN104765706B - 基于数字校准的长距离mipi d‑phy串行链路的偏斜消除 - Google Patents
基于数字校准的长距离mipi d‑phy串行链路的偏斜消除 Download PDFInfo
- Publication number
- CN104765706B CN104765706B CN201410835919.2A CN201410835919A CN104765706B CN 104765706 B CN104765706 B CN 104765706B CN 201410835919 A CN201410835919 A CN 201410835919A CN 104765706 B CN104765706 B CN 104765706B
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- clock
- mipi
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1066—Output synchronization
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1093—Input synchronization
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0004—Initialisation of the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2254—Calibration
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
- H04L7/0033—Correction by delay
- H04L7/0041—Delay of data signal
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
Claims (18)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/149,430 | 2014-01-07 | ||
US14/149,430 US9355054B2 (en) | 2014-01-07 | 2014-01-07 | Digital calibration-based skew cancellation for long-reach MIPI D-PHY serial links |
Publications (2)
Publication Number | Publication Date |
---|---|
CN104765706A CN104765706A (zh) | 2015-07-08 |
CN104765706B true CN104765706B (zh) | 2017-07-18 |
Family
ID=53495098
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410835919.2A Active CN104765706B (zh) | 2014-01-07 | 2014-12-29 | 基于数字校准的长距离mipi d‑phy串行链路的偏斜消除 |
Country Status (4)
Country | Link |
---|---|
US (1) | US9355054B2 (zh) |
CN (1) | CN104765706B (zh) |
HK (1) | HK1209507A1 (zh) |
TW (1) | TWI530148B (zh) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102166908B1 (ko) * | 2014-02-13 | 2020-10-19 | 삼성전자주식회사 | 고속 데이터 인터페이스 장치 및 상기 장치의 스큐 보정 방법 |
KR101671018B1 (ko) * | 2015-04-22 | 2016-10-31 | (주)이즈미디어 | 스큐 자동 보정 방법 및 장치 |
US10248612B2 (en) | 2015-09-30 | 2019-04-02 | Skyworks Solutions, Inc. | Internal serial interface |
US10025345B2 (en) | 2015-10-05 | 2018-07-17 | Samsung Electronics Co., Ltd. | System on chip and integrated circuit for performing skew calibration using dual edge and mobile device including the same |
US10128964B2 (en) | 2016-03-10 | 2018-11-13 | Qualcomm Incorporated | Multiphase preamble data sequences for receiver calibration and mode data signaling |
US20170289410A1 (en) * | 2016-03-30 | 2017-10-05 | Intel Corporation | Device, system and method to mitigate loss of signal integrity in a communication of image information |
US10411910B2 (en) * | 2016-11-23 | 2019-09-10 | DeGirum Corporation | Distributed control synchronized ring network architecture |
US10284361B2 (en) * | 2017-05-05 | 2019-05-07 | Mediatek Inc. | Channel skew calibration method and associated receiver and system |
US12041713B2 (en) * | 2017-08-23 | 2024-07-16 | Teradyne, Inc. | Reducing timing skew in a circuit path |
CN108073539A (zh) * | 2017-12-27 | 2018-05-25 | 上海集成电路研发中心有限公司 | 一种mipi接口的d-phy电路 |
US10671553B2 (en) * | 2017-12-29 | 2020-06-02 | Texas Instuments Incorporated | Link width scaling across multiple retimer devices |
US10333571B1 (en) * | 2018-07-06 | 2019-06-25 | Novatek Microelectronics Corp. | Signal receiving apparatus with deskew circuit |
KR102428498B1 (ko) * | 2018-10-26 | 2022-08-04 | 매그나칩 반도체 유한회사 | 스위칭 노이즈를 감소시킬 수 있는 수신 장치 및 이를 포함하는 전송 시스템 |
US10522204B1 (en) * | 2018-11-07 | 2019-12-31 | Realtek Semiconductor Corporation | Memory signal phase difference calibration circuit and method |
US10936007B2 (en) * | 2019-04-03 | 2021-03-02 | Omnivision Technologies, Inc. | Hybrid method for high-speed serial link skew calibration |
CN111163311B (zh) * | 2020-02-13 | 2022-05-24 | 维沃移动通信有限公司 | 一种相位校准方法及电子设备 |
CN111475455B (zh) * | 2020-04-03 | 2022-02-01 | 上海安路信息科技股份有限公司 | Mipi偏移消除方法、偏移消除电路及通信接收装置 |
CN114185828B (zh) * | 2021-12-08 | 2024-02-06 | 联芸科技(杭州)股份有限公司 | 串行通信装置及在其中去除数据时钟偏斜的方法 |
CN114666029B (zh) * | 2022-03-24 | 2024-05-31 | 维沃移动通信有限公司 | 校准控制方法、装置及电子设备 |
CN115834805B (zh) * | 2023-02-23 | 2023-04-18 | 北京数字光芯集成电路设计有限公司 | 一种mipi dphy偏斜消除电路和偏斜消除方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101847134A (zh) * | 2010-01-19 | 2010-09-29 | 敦泰科技(深圳)有限公司 | 基于移动行业处理器接口mipi协议接口装置 |
CN102789442A (zh) * | 2011-05-19 | 2012-11-21 | 联咏科技股份有限公司 | 校正移动产业处理器接口中信号偏移方法及相关传输系统 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6622256B1 (en) * | 2000-03-30 | 2003-09-16 | Intel Corporation | System for protecting strobe glitches by separating a strobe signal into pointer path and timing path, filtering glitches from signals on pointer path thereof |
KR20110121185A (ko) * | 2010-04-30 | 2011-11-07 | 주식회사 하이닉스반도체 | 반도체 메모리 장치 |
US8886988B2 (en) | 2011-05-19 | 2014-11-11 | Novatek Microelectronics Corp. | Method of calibrating signal skews in MIPI and related transmission system |
-
2014
- 2014-01-07 US US14/149,430 patent/US9355054B2/en active Active
- 2014-12-16 TW TW103143855A patent/TWI530148B/zh active
- 2014-12-29 CN CN201410835919.2A patent/CN104765706B/zh active Active
-
2015
- 2015-10-15 HK HK15110109.0A patent/HK1209507A1/zh unknown
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101847134A (zh) * | 2010-01-19 | 2010-09-29 | 敦泰科技(深圳)有限公司 | 基于移动行业处理器接口mipi协议接口装置 |
CN102789442A (zh) * | 2011-05-19 | 2012-11-21 | 联咏科技股份有限公司 | 校正移动产业处理器接口中信号偏移方法及相关传输系统 |
Also Published As
Publication number | Publication date |
---|---|
HK1209507A1 (zh) | 2016-04-01 |
TW201534090A (zh) | 2015-09-01 |
US20150192949A1 (en) | 2015-07-09 |
CN104765706A (zh) | 2015-07-08 |
TWI530148B (zh) | 2016-04-11 |
US9355054B2 (en) | 2016-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104765706B (zh) | 基于数字校准的长距离mipi d‑phy串行链路的偏斜消除 | |
KR101050942B1 (ko) | 위상 편이 방법 및 회로 | |
CN102457285B (zh) | 用于多个并行数据通信线路的校准的通信接口和方法 | |
US8363771B2 (en) | Transmission device, receiving device and communication system | |
TW201810996A (zh) | 資料接收裝置 | |
EP2824657B1 (en) | Point to multi-point clock-forwarded signaling for large displays | |
CN111274178B (zh) | 正交检测和校正设备及方法 | |
US20180183633A1 (en) | Clock phase adjustment using clock and data recovery scheme | |
CN101669318B (zh) | 偏置和随机延迟的消除 | |
CN104635839B (zh) | 频率锁定装置及频率锁定方法 | |
CN108155964A (zh) | 基于训练序列的fpga多通道串行数据动态对齐方法 | |
US11509410B2 (en) | Method for a slave device for calibrating its output timing, method for a master device for enabling a slave device to calibrate its output timing, master device and slave device | |
WO2012147258A1 (ja) | チャネル間スキュー調整回路 | |
US9722590B1 (en) | Skew adjustment circuit, semiconductor device, and skew calibration method | |
US7792232B2 (en) | Method and system for link jitter compensation including a fast data recovery circuit | |
Chang et al. | A 50 Gb/s 32/spl times/32 CMOS crossbar chip using asymmetric serial links | |
JP4236913B2 (ja) | データ転送装置 | |
US6859068B1 (en) | Self-correcting I/O interface driver scheme for memory interface | |
US9191182B2 (en) | Data transmission method and associated signal transmitter | |
KR102644052B1 (ko) | 데이터 수신 회로 | |
Ozawa et al. | 40.3: A 2Gbps/lane Source Synchronous Intra‐Panel Interface for Large Size and High Refresh Rate Panel with Automatic Calibration | |
CN104796219B (zh) | 信号发送方法与相关的信号发送器 | |
WO2009134844A1 (en) | High-speed source-synchronous signaling | |
CN118377739A (zh) | 总线数据读取方法、总线接口电路及验证系统 | |
CN108090549A (zh) | 用于存储卡存取的中介电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1209507 Country of ref document: HK |
|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: American California Applicant after: OmniVision Technologies, Inc. Address before: American California Applicant before: Full Vision Technology Co., Ltd. |
|
COR | Change of bibliographic data | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
REG | Reference to a national code |
Ref country code: HK Ref legal event code: GR Ref document number: 1209507 Country of ref document: HK |